2016-10-12 21:11:05 +02:00
|
|
|
#
|
|
|
|
|
# For a description of the syntax of this configuration file,
|
|
|
|
|
# see the file kconfig-language.txt in the NuttX tools repository.
|
|
|
|
|
#
|
|
|
|
|
|
|
|
|
|
if ARCH_XTENSA
|
|
|
|
|
|
|
|
|
|
choice
|
|
|
|
|
prompt "XTENSA architecture selection"
|
2016-10-13 22:37:28 +02:00
|
|
|
default ARCH_CHIP_ESP32
|
2016-10-12 21:11:05 +02:00
|
|
|
|
2016-10-13 22:37:28 +02:00
|
|
|
config ARCH_CHIP_ESP32
|
|
|
|
|
bool "Expressif ESP32"
|
|
|
|
|
select ARCH_FAMILY_LX6
|
2016-10-12 21:11:05 +02:00
|
|
|
---help---
|
2016-10-13 22:37:28 +02:00
|
|
|
The ESP32 is a dual-core system from Expressif with two Harvard
|
|
|
|
|
architecture Xtensa LX6 CPUs. All embedded memory, external memory
|
|
|
|
|
and peripherals are located on the data bus and/or the instruction
|
|
|
|
|
bus of these CPUs. With some minor exceptions, the address mapping
|
|
|
|
|
of two CPUs is symmetric, meaning they use the same addresses to
|
|
|
|
|
access the same memory.
|
2016-10-12 21:11:05 +02:00
|
|
|
|
|
|
|
|
endchoice # XTENSA chip selection
|
|
|
|
|
|
2016-10-13 22:37:28 +02:00
|
|
|
config ARCH_FAMILY_LX6
|
2016-10-12 21:11:05 +02:00
|
|
|
bool
|
|
|
|
|
default n
|
2016-10-13 22:37:28 +02:00
|
|
|
---help---
|
|
|
|
|
Cadence® Tensilica® Xtensa® LX6 data plane processing unit (DPU).
|
|
|
|
|
The LX6 is a configurable and extensible processor core.
|
2016-10-12 21:11:05 +02:00
|
|
|
|
|
|
|
|
config ARCH_CHIP
|
|
|
|
|
string
|
2016-10-13 22:37:28 +02:00
|
|
|
default "esp32" if ARCH_CHIP_ESP32
|
2016-10-12 21:11:05 +02:00
|
|
|
|
|
|
|
|
source arch/xtensa/src/lx6/Kconfig
|
|
|
|
|
|
|
|
|
|
endif # ARCH_XTENSA
|
