nuttx/arch/arm/include/stm32/stm32f33xxx_irq.h

188 lines
11 KiB
C
Raw Normal View History

/****************************************************************************
2017-02-26 16:15:57 +01:00
* arch/arm/include/stm32/stm32f33xxx_irq.h
2017-02-26 12:39:44 +01:00
*
* Copyright (C) 2017, 2018 Gregory Nutt. All rights reserved.
2017-02-26 12:39:44 +01:00
* Author: Gregory Nutt <gnutt@nuttx.org>
* Modified for STM32F334 by Mateusz Szafoni <raiden00@railab.me>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
****************************************************************************/
2017-02-26 12:39:44 +01:00
/* This file should never be included directly but, rather, only indirectly
* through nuttx/irq.h
*/
2017-02-26 12:39:44 +01:00
#ifndef __ARCH_ARM_INCLUDE_STM32_STM32F33XXX_IRQ_H
#define __ARCH_ARM_INCLUDE_STM32_STM32F33XXX_IRQ_H
/****************************************************************************
2017-02-26 12:39:44 +01:00
* Included Files
****************************************************************************/
2017-02-26 12:39:44 +01:00
#include <nuttx/config.h>
#include <nuttx/irq.h>
/****************************************************************************
* Pre-processor Prototypes
****************************************************************************/
2017-02-26 12:39:44 +01:00
/* IRQ numbers. The IRQ number corresponds vector number and hence map
* directly to bits in the NVIC. This does, however, waste several words of
* memory in the IRQ to handle mapping tables.
2017-02-26 12:39:44 +01:00
*
* Processor Exceptions (vectors 0-15). These common definitions can be
* found in nuttx/arch/arm/include/stm32/irq.h
2017-02-26 12:39:44 +01:00
*
* External interrupts (vectors >= 16)
*/
#define STM32_IRQ_WWDG (STM32_IRQ_FIRST + 0) /* 0: Window Watchdog interrupt */
#define STM32_IRQ_PVD (STM32_IRQ_FIRST + 1) /* 1: PVD through EXTI Line detection interrupt */
#define STM32_IRQ_TAMPER (STM32_IRQ_FIRST + 2) /* 2: Tamper interrupt, or */
#define STM32_IRQ_TIMESTAMP (STM32_IRQ_FIRST + 2) /* 2: Time stamp interrupt */
#define STM32_IRQ_RTC_WKUP (STM32_IRQ_FIRST + 3) /* 3: RTC global interrupt */
#define STM32_IRQ_FLASH (STM32_IRQ_FIRST + 4) /* 4: Flash global interrupt */
#define STM32_IRQ_RCC (STM32_IRQ_FIRST + 5) /* 5: RCC global interrupt */
#define STM32_IRQ_EXTI0 (STM32_IRQ_FIRST + 6) /* 6: EXTI Line 0 interrupt */
#define STM32_IRQ_EXTI1 (STM32_IRQ_FIRST + 7) /* 7: EXTI Line 1 interrupt */
#define STM32_IRQ_EXTI2 (STM32_IRQ_FIRST + 8) /* 8: EXTI Line 2 interrupt, or */
#define STM32_IRQ_TSC (STM32_IRQ_FIRST + 8) /* 8: TSC interrupt */
#define STM32_IRQ_EXTI3 (STM32_IRQ_FIRST + 9) /* 9: EXTI Line 3 interrupt */
#define STM32_IRQ_EXTI4 (STM32_IRQ_FIRST + 10) /* 10: EXTI Line 4 interrupt */
#define STM32_IRQ_DMA1CH1 (STM32_IRQ_FIRST + 11) /* 11: DMA1 channel 1 global interrupt */
#define STM32_IRQ_DMA1CH2 (STM32_IRQ_FIRST + 12) /* 12: DMA1 channel 2 global interrupt */
#define STM32_IRQ_DMA1CH3 (STM32_IRQ_FIRST + 13) /* 13: DMA1 channel 3 global interrupt */
#define STM32_IRQ_DMA1CH4 (STM32_IRQ_FIRST + 14) /* 14: DMA1 channel 4 global interrupt */
#define STM32_IRQ_DMA1CH5 (STM32_IRQ_FIRST + 15) /* 15: DMA1 channel 5 global interrupt */
#define STM32_IRQ_DMA1CH6 (STM32_IRQ_FIRST + 16) /* 16: DMA1 channel 6 global interrupt */
#define STM32_IRQ_DMA1CH7 (STM32_IRQ_FIRST + 17) /* 17: DMA1 channel 7 global interrupt */
#define STM32_IRQ_ADC12 (STM32_IRQ_FIRST + 18) /* 18: ADC1/ADC2 global interrupt */
#define STM32_IRQ_CAN1TX (STM32_IRQ_FIRST + 19) /* 19: CAN1 TX interrupts */
#define STM32_IRQ_CAN1RX0 (STM32_IRQ_FIRST + 20) /* 20: CAN1 RX0 interrupts*/
#define STM32_IRQ_CAN1RX1 (STM32_IRQ_FIRST + 21) /* 21: CAN1 RX1 interrupt */
#define STM32_IRQ_CAN1SCE (STM32_IRQ_FIRST + 22) /* 22: CAN1 SCE interrupt */
#define STM32_IRQ_EXTI95 (STM32_IRQ_FIRST + 23) /* 23: EXTI Line[9:5] interrupts */
#define STM32_IRQ_TIM1BRK (STM32_IRQ_FIRST + 24) /* 24: TIM1 Break interrupt, or */
#define STM32_IRQ_TIM15 (STM32_IRQ_FIRST + 24) /* 24: TIM15 global interrupt */
#define STM32_IRQ_TIM1UP (STM32_IRQ_FIRST + 25) /* 25: TIM1 Update interrupt, or */
#define STM32_IRQ_TIM16 (STM32_IRQ_FIRST + 25) /* 25: TIM16 global interrupt */
#define STM32_IRQ_TIM1TRGCOM (STM32_IRQ_FIRST + 26) /* 26: TIM1 Trigger and Commutation interrupts, or */
#define STM32_IRQ_TIM17 (STM32_IRQ_FIRST + 26) /* 26: TIM17 global interrupt */
#define STM32_IRQ_TIM1CC (STM32_IRQ_FIRST + 27) /* 27: TIM1 Capture Compare interrupt */
#define STM32_IRQ_TIM2 (STM32_IRQ_FIRST + 28) /* 28: TIM2 global interrupt */
#define STM32_IRQ_TIM3 (STM32_IRQ_FIRST + 29) /* 29: TIM3 global interrupt */
#define STM32_IRQ_RESERVED30 (STM32_IRQ_FIRST + 30) /* 30: Reserved */
#define STM32_IRQ_I2C1EV (STM32_IRQ_FIRST + 31) /* 31: I2C1 event interrupt */
#define STM32_IRQ_I2C1ER (STM32_IRQ_FIRST + 32) /* 32: I2C1 error interrupt */
#define STM32_IRQ_RESERVED33 (STM32_IRQ_FIRST + 33) /* 33: Reserved */
#define STM32_IRQ_RESERVED34 (STM32_IRQ_FIRST + 34) /* 34: Reserved */
#define STM32_IRQ_SPI1 (STM32_IRQ_FIRST + 35) /* 35: SPI1 global interrupt */
#define STM32_IRQ_RESERVED36 (STM32_IRQ_FIRST + 36) /* 36: Reserved */
#define STM32_IRQ_USART1 (STM32_IRQ_FIRST + 37) /* 37: USART1 global interrupt */
#define STM32_IRQ_USART2 (STM32_IRQ_FIRST + 38) /* 38: USART2 global interrupt */
#define STM32_IRQ_USART3 (STM32_IRQ_FIRST + 39) /* 39: USART3 global interrupt */
#define STM32_IRQ_EXTI1510 (STM32_IRQ_FIRST + 40) /* 40: EXTI Line[15:10] interrupts */
#define STM32_IRQ_RTCALRM (STM32_IRQ_FIRST + 41) /* 41: RTC alarm through EXTI line interrupt */
#define STM32_IRQ_RESERVED42 (STM32_IRQ_FIRST + 42) /* 42: Reserved */
#define STM32_IRQ_RESERVED43 (STM32_IRQ_FIRST + 43) /* 43: Reserved */
#define STM32_IRQ_RESERVED44 (STM32_IRQ_FIRST + 44) /* 44: Reserved */
#define STM32_IRQ_RESERVED45 (STM32_IRQ_FIRST + 45) /* 45: Reserved */
#define STM32_IRQ_RESERVED46 (STM32_IRQ_FIRST + 46) /* 46: Reserved */
#define STM32_IRQ_RESERVED47 (STM32_IRQ_FIRST + 47) /* 47: Reserved */
#define STM32_IRQ_RESERVED48 (STM32_IRQ_FIRST + 48) /* 48: Reserved */
#define STM32_IRQ_RESERVED49 (STM32_IRQ_FIRST + 49) /* 49: Reserved */
#define STM32_IRQ_RESERVED50 (STM32_IRQ_FIRST + 50) /* 50: Reserved */
#define STM32_IRQ_RESERVED51 (STM32_IRQ_FIRST + 51) /* 51: Reserved */
#define STM32_IRQ_RESERVED52 (STM32_IRQ_FIRST + 52) /* 52: Reserved */
#define STM32_IRQ_RESERVED53 (STM32_IRQ_FIRST + 53) /* 53: Reserved */
#define STM32_IRQ_TIM6 (STM32_IRQ_FIRST + 54) /* 54: TIM6 global interrupt, or */
#define STM32_IRQ_DAC1 (STM32_IRQ_FIRST + 54) /* 54: DAC1 underrun error interrupts */
#define STM32_IRQ_TIM7 (STM32_IRQ_FIRST + 55) /* 55: TIM7 global interrupt, or */
#define STM32_IRQ_DAC2 (STM32_IRQ_FIRST + 54) /* 55: DAC2 underrun error interrupts */
#define STM32_IRQ_RESERVED56 (STM32_IRQ_FIRST + 56) /* 56: Reserved */
#define STM32_IRQ_RESERVED57 (STM32_IRQ_FIRST + 57) /* 57: Reserved */
#define STM32_IRQ_RESERVED58 (STM32_IRQ_FIRST + 58) /* 58: Reserved */
#define STM32_IRQ_RESERVED59 (STM32_IRQ_FIRST + 59) /* 59: Reserved */
#define STM32_IRQ_RESERVED60 (STM32_IRQ_FIRST + 60) /* 60: Reserved */
#define STM32_IRQ_RESERVED61 (STM32_IRQ_FIRST + 61) /* 61: Reserved */
#define STM32_IRQ_RESERVED62 (STM32_IRQ_FIRST + 62) /* 62: Reserved */
#define STM32_IRQ_RESERVED63 (STM32_IRQ_FIRST + 63) /* 63: Reserved */
#define STM32_IRQ_COMP2 (STM32_IRQ_FIRST + 64) /* 64: COMP2 interrupts, or */
#define STM32_IRQ_EXTI2129 (STM32_IRQ_FIRST + 64) /* 64: EXTI Lines 21, 22 and 29 interrupts */
#define STM32_IRQ_COMP46 (STM32_IRQ_FIRST + 65) /* 65: COMP4 & COMP6 interrupts, or */
#define STM32_IRQ_EXTI3012 (STM32_IRQ_FIRST + 65) /* 65: EXTI Lines 30, 31 and 32 interrupts */
#define STM32_IRQ_RESERVED66 (STM32_IRQ_FIRST + 66) /* 66: Reserved */
#define STM32_IRQ_HRTIMTM (STM32_IRQ_FIRST + 67) /* 67: HRTIM master timer interrupt */
#define STM32_IRQ_HRTIMTA (STM32_IRQ_FIRST + 68) /* 68: HRTIM timer A interrupt */
#define STM32_IRQ_HRTIMTB (STM32_IRQ_FIRST + 69) /* 69: HRTIM timer B interrupt */
#define STM32_IRQ_HRTIMTC (STM32_IRQ_FIRST + 70) /* 70: HRTIM timer C interrupt */
#define STM32_IRQ_HRTIMTD (STM32_IRQ_FIRST + 71) /* 71: HRTIM timer D interrupt */
#define STM32_IRQ_HRTIMTE (STM32_IRQ_FIRST + 72) /* 72: HRTIM timer E interrupt */
#define STM32_IRQ_HRTIMFLT (STM32_IRQ_FIRST + 73) /* 73: HRTIM fault interrupt */
#define STM32_IRQ_RESERVED74 (STM32_IRQ_FIRST + 74) /* 74: Reserved */
#define STM32_IRQ_RESERVED75 (STM32_IRQ_FIRST + 75) /* 75: Reserved */
#define STM32_IRQ_RESERVED76 (STM32_IRQ_FIRST + 76) /* 76: Reserved */
#define STM32_IRQ_RESERVED77 (STM32_IRQ_FIRST + 77) /* 77: Reserved */
#define STM32_IRQ_RESERVED78 (STM32_IRQ_FIRST + 78) /* 78: Reserved */
#define STM32_IRQ_RESERVED79 (STM32_IRQ_FIRST + 79) /* 79: Reserved */
#define STM32_IRQ_RESERVED80 (STM32_IRQ_FIRST + 80) /* 80: Reserved */
#define STM32_IRQ_FPU (STM32_IRQ_FIRST + 81) /* 81: FPU global interrupt */
2017-02-26 12:39:44 +01:00
#define STM32_IRQ_NEXTINT (82)
#define NR_IRQS (STM32_IRQ_FIRST + 82)
2017-02-26 12:39:44 +01:00
/****************************************************************************
2017-02-26 12:39:44 +01:00
* Public Types
****************************************************************************/
2017-02-26 12:39:44 +01:00
/****************************************************************************
2017-02-26 12:39:44 +01:00
* Public Data
****************************************************************************/
2017-02-26 12:39:44 +01:00
#ifndef __ASSEMBLY__
#ifdef __cplusplus
#define EXTERN extern "C"
extern "C"
{
#else
#define EXTERN extern
#endif
/****************************************************************************
* Public Function Prototypes
****************************************************************************/
2017-02-26 12:39:44 +01:00
#undef EXTERN
#ifdef __cplusplus
}
#endif
#endif
#endif /* __ARCH_ARM_INCLUDE_STM32F30XXX_IRQ_H */