2019-08-19 17:14:14 +02:00
|
|
|
/****************************************************************************
|
|
|
|
* boards/arm/s32k1xx/s32k146evb/include/board.h
|
|
|
|
*
|
2021-03-17 18:14:12 +01:00
|
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
|
|
* this work for additional information regarding copyright ownership. The
|
|
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
|
|
* "License"); you may not use this file except in compliance with the
|
|
|
|
* License. You may obtain a copy of the License at
|
2019-08-19 17:14:14 +02:00
|
|
|
*
|
2021-03-17 18:14:12 +01:00
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
2019-08-19 17:14:14 +02:00
|
|
|
*
|
2021-03-17 18:14:12 +01:00
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
|
|
* License for the specific language governing permissions and limitations
|
|
|
|
* under the License.
|
2019-08-19 17:14:14 +02:00
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
#ifndef __BOARDS_ARM_S32K1XX_S32K146EVB_INCLUDE_BOARD_H
|
|
|
|
#define __BOARDS_ARM_S32K1XX_S32K146EVB_INCLUDE_BOARD_H
|
2019-08-19 17:14:14 +02:00
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Included Files
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Pre-processor Definitions
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/* Clocking *****************************************************************/
|
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
/* The S32K146EVB is fitted with a 8 MHz crystal */
|
2019-08-19 17:14:14 +02:00
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
#define BOARD_XTAL_FREQUENCY 8000000
|
2019-08-19 17:14:14 +02:00
|
|
|
|
2022-08-01 11:53:49 +02:00
|
|
|
/* The S32K146 will run at 80 MHz in RUN mode */
|
|
|
|
|
|
|
|
#define S32K146EVB_RUN_SYSCLK_FREQUENCY 80000000
|
2019-08-19 17:14:14 +02:00
|
|
|
|
|
|
|
/* LED definitions **********************************************************/
|
|
|
|
|
|
|
|
/* The S32K146EVB has one RGB LED:
|
|
|
|
*
|
2021-09-14 17:44:59 +02:00
|
|
|
* RedLED PTD15 (FTM0 CH0)
|
|
|
|
* GreenLED PTD16 (FTM0 CH1)
|
|
|
|
* BlueLED PTD0 (FTM0 CH2)
|
2019-08-19 17:14:14 +02:00
|
|
|
*
|
|
|
|
* If CONFIG_ARCH_LEDS is not defined, then the user can control the LEDs in
|
|
|
|
* any way. The following definitions are used to access individual RGB
|
|
|
|
* components.
|
|
|
|
*
|
|
|
|
* The RGB components could, alternatively be controlled through PWM using
|
|
|
|
* the common RGB LED driver.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* LED index values for use with board_userled() */
|
|
|
|
|
|
|
|
#define BOARD_LED_R 0
|
|
|
|
#define BOARD_LED_G 1
|
|
|
|
#define BOARD_LED_B 2
|
|
|
|
#define BOARD_NLEDS 3
|
|
|
|
|
|
|
|
/* LED bits for use with board_userled_all() */
|
|
|
|
|
|
|
|
#define BOARD_LED_R_BIT (1 << BOARD_LED_R)
|
|
|
|
#define BOARD_LED_G_BIT (1 << BOARD_LED_G)
|
|
|
|
#define BOARD_LED_B_BIT (1 << BOARD_LED_B)
|
|
|
|
|
|
|
|
/* If CONFIG_ARCH_LEDs is defined, then NuttX will control the LEDs on board
|
2020-02-07 13:53:40 +01:00
|
|
|
* the S32K146EVB. The following definitions describe how NuttX controls the
|
2019-08-19 17:14:14 +02:00
|
|
|
* LEDs:
|
|
|
|
*
|
2021-09-14 17:44:59 +02:00
|
|
|
* SYMBOL Meaning LED state
|
|
|
|
* RED GREEN BLUE
|
|
|
|
* ---------------- ----------------------------- -------------------
|
2019-08-19 17:14:14 +02:00
|
|
|
*/
|
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
#define LED_STARTED 1 /* NuttX has been started OFF OFF OFF */
|
|
|
|
#define LED_HEAPALLOCATE 2 /* Heap has been allocated OFF OFF ON */
|
|
|
|
#define LED_IRQSENABLED 0 /* Interrupts enabled OFF OFF ON */
|
|
|
|
#define LED_STACKCREATED 3 /* Idle stack created OFF ON OFF */
|
|
|
|
#define LED_INIRQ 0 /* In an interrupt (No change) */
|
|
|
|
#define LED_SIGNAL 0 /* In a signal handler (No change) */
|
|
|
|
#define LED_ASSERTION 0 /* An assertion failed (No change) */
|
|
|
|
#define LED_PANIC 4 /* The system has crashed FLASH OFF OFF */
|
|
|
|
#undef LED_IDLE /* S32K146 is in sleep mode (Not used) */
|
2019-08-19 17:14:14 +02:00
|
|
|
|
|
|
|
/* Button definitions *******************************************************/
|
|
|
|
|
|
|
|
/* The S32K146EVB supports two buttons:
|
|
|
|
*
|
|
|
|
* SW2 PTC12
|
|
|
|
* SW3 PTC13
|
|
|
|
*/
|
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
#define BUTTON_SW2 0
|
|
|
|
#define BUTTON_SW3 1
|
|
|
|
#define NUM_BUTTONS 2
|
2019-08-19 17:14:14 +02:00
|
|
|
|
|
|
|
#define BUTTON_SW2_BIT (1 << BUTTON_SW2)
|
|
|
|
#define BUTTON_SW3_BIT (1 << BUTTON_SW3)
|
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
/* UART selections **********************************************************/
|
2019-08-19 17:14:14 +02:00
|
|
|
|
|
|
|
/* By default, the serial console will be provided on the OpenSDA VCOM port:
|
|
|
|
*
|
2021-09-14 17:44:59 +02:00
|
|
|
* OpenSDA UART RX PTC6 (LPUART1_RX)
|
|
|
|
* OpenSDA UART TX PTC7 (LPUART1_TX)
|
2019-08-19 17:14:14 +02:00
|
|
|
*/
|
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
#define PIN_LPUART1_RX PIN_LPUART1_RX_1 /* PTC6 */
|
|
|
|
#define PIN_LPUART1_TX PIN_LPUART1_TX_1 /* PTC7 */
|
2020-02-07 13:53:40 +01:00
|
|
|
|
|
|
|
/* SPI selections ***********************************************************/
|
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
/* UJA1169TK/F SBC SPI (LPSPI1) */
|
2020-02-07 13:53:40 +01:00
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
#define PIN_LPSPI1_SCK PIN_LPSPI1_SCK_2 /* PTB14 */
|
|
|
|
#define PIN_LPSPI1_MISO PIN_LPSPI1_SIN_1 /* PTB15 */
|
|
|
|
#define PIN_LPSPI1_MOSI PIN_LPSPI1_SOUT_2 /* PTB16 */
|
|
|
|
#define PIN_LPSPI1_PCS PIN_LPSPI1_PCS3 /* PTB17 */
|
2020-02-07 13:53:40 +01:00
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
/* CAN selections ***********************************************************/
|
2020-02-07 13:53:40 +01:00
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
/* UJA1169TK/F SBC CAN (CAN0) */
|
2019-08-19 17:14:14 +02:00
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
#define PIN_CAN0_RX PIN_CAN0_RX_4 /* PTE4 */
|
|
|
|
#define PIN_CAN0_TX PIN_CAN0_TX_4 /* PTE5 */
|
2019-08-19 17:14:14 +02:00
|
|
|
|
2021-09-14 17:44:59 +02:00
|
|
|
#endif /* __BOARDS_ARM_S32K1XX_S32K146EVB_INCLUDE_BOARD_H */
|