2009-09-25 16:17:18 +02:00
|
|
|
/****************************************************************************
|
|
|
|
* arch/arm/src/stm32/stm32_start.c
|
|
|
|
* arch/arm/src/chip/stm32_start.c
|
|
|
|
*
|
2012-02-11 04:50:52 +01:00
|
|
|
* Copyright (C) 2009, 2011-2012 Gregory Nutt. All rights reserved.
|
2011-12-07 19:58:21 +01:00
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
2009-09-25 16:17:18 +02:00
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
2009-12-16 21:05:51 +01:00
|
|
|
#include <stdint.h>
|
2009-09-25 16:17:18 +02:00
|
|
|
#include <assert.h>
|
|
|
|
#include <debug.h>
|
|
|
|
|
|
|
|
#include <nuttx/init.h>
|
2009-12-29 01:48:56 +01:00
|
|
|
#include <arch/board/board.h>
|
2009-09-25 16:17:18 +02:00
|
|
|
|
|
|
|
#include "up_arch.h"
|
|
|
|
#include "up_internal.h"
|
2009-12-29 01:48:56 +01:00
|
|
|
|
2009-09-25 16:17:18 +02:00
|
|
|
#include "stm32_internal.h"
|
2011-03-12 18:49:47 +01:00
|
|
|
#include "stm32_gpio.h"
|
|
|
|
|
2011-11-24 02:34:10 +01:00
|
|
|
#ifdef CONFIG_ARCH_FPU
|
|
|
|
# include "nvic.h"
|
|
|
|
#endif
|
2009-09-25 16:17:18 +02:00
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Name: showprogress
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* Print a character on the UART to show boot status.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#ifdef CONFIG_DEBUG
|
|
|
|
# define showprogress(c) up_lowputc(c)
|
|
|
|
#else
|
|
|
|
# define showprogress(c)
|
|
|
|
#endif
|
|
|
|
|
2011-11-24 02:34:10 +01:00
|
|
|
/****************************************************************************
|
|
|
|
* Public Functions
|
|
|
|
****************************************************************************/
|
|
|
|
|
2012-02-22 19:14:18 +01:00
|
|
|
/****************************************************************************
|
2011-11-24 02:34:10 +01:00
|
|
|
* Name: stm32_fpuconfig
|
|
|
|
*
|
|
|
|
* Description:
|
2012-02-22 19:14:18 +01:00
|
|
|
* Configure the FPU.
|
|
|
|
*
|
|
|
|
* 1. The MCU has an FPU, then enable full access to coprocessors CP10 and
|
|
|
|
* CP11.
|
|
|
|
*
|
|
|
|
* if the common ARMv-7M interrupt vector handling is used (via
|
|
|
|
* CONFIG_ARMV7M_CMNVECTOR=y), then lazy floating point register saving is
|
|
|
|
* disabled and this function will also:
|
|
|
|
*
|
|
|
|
* 2. Ensure that FPCCR.LSPEN is disabled, so that we don't have to contend
|
|
|
|
* with the lazy FP context save behaviour. Clear FPCCR.ASPEN since we
|
|
|
|
* are going to turn on CONTROL.FPCA for all contexts.
|
|
|
|
*
|
|
|
|
* 3. Set CONTROL.FPCA so that we always get the extended context frame
|
|
|
|
* with the volatile FP registers stacked above the basic context.
|
2011-11-24 02:34:10 +01:00
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#ifdef CONFIG_ARCH_FPU
|
2012-02-22 19:14:18 +01:00
|
|
|
#ifdef CONFIG_ARMV7M_CMNVECTOR
|
|
|
|
|
|
|
|
# define stm32_fpuconfig() \
|
|
|
|
{ \
|
|
|
|
uint32_t regval;\
|
|
|
|
regval = getcontrol(); \
|
|
|
|
regval |= 1<<2; \
|
|
|
|
setcontrol(regval); \
|
|
|
|
regval = getreg32(NVIC_FPCCR); \
|
|
|
|
regval &= ~((1 << 31) | (1 << 30)); \
|
|
|
|
putreg32(regval, NVIC_FPCCR); \
|
|
|
|
regval = getreg32(NVIC_CPACR); \
|
|
|
|
regval |= ((3 << (2*10)) | (3 << (2*11))); \
|
|
|
|
putreg32(regval, NVIC_CPACR); \
|
|
|
|
}
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
2011-11-24 02:34:10 +01:00
|
|
|
# define stm32_fpuconfig() \
|
|
|
|
{ \
|
|
|
|
uint32_t regval = getreg32(NVIC_CPACR); \
|
|
|
|
regval |= ((3 << (2*10)) | (3 << (2*11))); \
|
|
|
|
putreg32(regval, NVIC_CPACR); \
|
|
|
|
}
|
2012-02-22 19:14:18 +01:00
|
|
|
#endif
|
|
|
|
|
2011-11-24 02:34:10 +01:00
|
|
|
#else
|
|
|
|
# define stm32_fpuconfig()
|
|
|
|
#endif
|
|
|
|
|
2009-09-25 16:17:18 +02:00
|
|
|
/****************************************************************************
|
|
|
|
* Public Functions
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Name: _start
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* This is the reset entry point.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
void __start(void)
|
|
|
|
{
|
2009-12-16 21:05:51 +01:00
|
|
|
const uint32_t *src;
|
|
|
|
uint32_t *dest;
|
2009-09-25 16:17:18 +02:00
|
|
|
|
|
|
|
/* Configure the uart so that we can get debug output as soon as possible */
|
|
|
|
|
2009-09-29 01:33:51 +02:00
|
|
|
stm32_clockconfig();
|
2011-11-24 02:34:10 +01:00
|
|
|
stm32_fpuconfig();
|
2009-09-29 01:33:51 +02:00
|
|
|
stm32_lowsetup();
|
2011-05-16 17:09:39 +02:00
|
|
|
stm32_gpioinit();
|
2009-09-25 16:17:18 +02:00
|
|
|
showprogress('A');
|
|
|
|
|
|
|
|
/* Clear .bss. We'll do this inline (vs. calling memset) just to be
|
|
|
|
* certain that there are no issues with the state of global variables.
|
|
|
|
*/
|
|
|
|
|
|
|
|
for (dest = &_sbss; dest < &_ebss; )
|
|
|
|
{
|
|
|
|
*dest++ = 0;
|
|
|
|
}
|
|
|
|
showprogress('B');
|
|
|
|
|
|
|
|
/* Move the intialized data section from his temporary holding spot in
|
|
|
|
* FLASH into the correct place in SRAM. The correct place in SRAM is
|
|
|
|
* give by _sdata and _edata. The temporary location is in FLASH at the
|
|
|
|
* end of all of the other read-only data (.text, .rodata) at _eronly.
|
|
|
|
*/
|
|
|
|
|
|
|
|
for (src = &_eronly, dest = &_sdata; dest < &_edata; )
|
|
|
|
{
|
|
|
|
*dest++ = *src++;
|
|
|
|
}
|
|
|
|
showprogress('C');
|
|
|
|
|
|
|
|
/* Perform early serial initialization */
|
|
|
|
|
2012-02-11 04:50:52 +01:00
|
|
|
#ifdef USE_EARLYSERIALINIT
|
2009-09-25 16:17:18 +02:00
|
|
|
up_earlyserialinit();
|
|
|
|
#endif
|
|
|
|
showprogress('D');
|
|
|
|
|
|
|
|
/* Initialize onboard resources */
|
|
|
|
|
|
|
|
stm32_boardinitialize();
|
|
|
|
showprogress('E');
|
|
|
|
|
|
|
|
/* Then start NuttX */
|
|
|
|
|
|
|
|
showprogress('\r');
|
|
|
|
showprogress('\n');
|
|
|
|
os_start();
|
|
|
|
|
|
|
|
/* Shoulnd't get here */
|
|
|
|
|
|
|
|
for(;;);
|
|
|
|
}
|