sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

arch/xtensa: only cmp fpu coprocessor for fpu test

Browse Source 
Signed-off-by: zhangyuan21 <zhangyuan21@xiaomi.com>
This commit is contained in:
zhangyuan21 2023-04-13 20:25:30 +08:00 committed by Xiang Xiao
parent 3d47505ec7
commit 077c16fc71
1 changed files with 15 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
arch/xtensa/src/common/xtensa_fpucmp.c
View File

@ -38,6 +38,7 @@
* Private Data * Private Data
****************************************************************************/ ****************************************************************************/
#ifdef XCHAL_CP_ID_FPU
static uint32_t g_coproc_sa_offsets[] = static uint32_t g_coproc_sa_offsets[] =
{ {
XTENSA_CP0_SA, XTENSA_CP1_SA, XTENSA_CP2_SA, XTENSA_CP3_SA, XTENSA_CP0_SA, XTENSA_CP1_SA, XTENSA_CP2_SA, XTENSA_CP3_SA,
@ -49,6 +50,7 @@ static uint32_t g_coproc_sa_sizes[] =
XCHAL_CP0_SA_SIZE, XCHAL_CP1_SA_SIZE, XCHAL_CP2_SA_SIZE, XCHAL_CP3_SA_SIZE, XCHAL_CP0_SA_SIZE, XCHAL_CP1_SA_SIZE, XCHAL_CP2_SA_SIZE, XCHAL_CP3_SA_SIZE,
XCHAL_CP4_SA_SIZE, XCHAL_CP5_SA_SIZE, XCHAL_CP6_SA_SIZE, XCHAL_CP7_SA_SIZE XCHAL_CP4_SA_SIZE, XCHAL_CP5_SA_SIZE, XCHAL_CP6_SA_SIZE, XCHAL_CP7_SA_SIZE
}; };
#endif
/**************************************************************************** /****************************************************************************
* Public Functions * Public Functions
@ -72,6 +74,7 @@ static uint32_t g_coproc_sa_sizes[] =
bool up_fpucmp(const void *saveregs1, const void *saveregs2) bool up_fpucmp(const void *saveregs1, const void *saveregs2)
{ {
#ifdef XCHAL_CP_ID_FPU
const uint32_t *regs1 = saveregs1; const uint32_t *regs1 = saveregs1;
const uint32_t *regs2 = saveregs2; const uint32_t *regs2 = saveregs2;
uint32_t cpenable = xtensa_get_cpenable(); uint32_t cpenable = xtensa_get_cpenable();
@ -84,13 +87,21 @@ bool up_fpucmp(const void *saveregs1, const void *saveregs2)
uint32_t reg_offset; uint32_t reg_offset;
ndx += i; ndx += i;
reg_offset = g_coproc_sa_offsets[ndx - 1] / 4; if ((ndx - 1) == XCHAL_CP_ID_FPU)
ret = memcmp(&regs1[COMMON_CTX_REGS + reg_offset], {
&regs2[COMMON_CTX_REGS + reg_offset], reg_offset = g_coproc_sa_offsets[ndx - 1] / 4;
g_coproc_sa_sizes[ndx - 1]) == 0; ret = memcmp(&regs1[COMMON_CTX_REGS + reg_offset],
&regs2[COMMON_CTX_REGS + reg_offset],
g_coproc_sa_sizes[ndx - 1]) == 0;
break;
}
cpenable >>= i; cpenable >>= i;
} }
return ret; return ret;
#else
return true;
#endif
} }
#endif /* CONFIG_ARCH_FPU */ #endif /* CONFIG_ARCH_FPU */