arch/arm/src/include/kinetis and src/kinetis: Beginning of a port to the K28F."
Squashed commit of the following:
arch/arm/src/kinetis: Add K28F memory map.
arch/arm/src/include/kinetis and src/kinetis: Add basic chip features and interrupt-related definitions for the K28F
This commit is contained in:
Gregory Nutt
parent
d6d42aeead
commit
7927d1ff09
@ -1,7 +1,7 @@
|
||||
/************************************************************************************
|
||||
* arch/arm/include/kinetis/chip.h
|
||||
*
|
||||
* Copyright (C) 2011, 2013, 2015-2017 Gregory Nutt. All rights reserved.
|
||||
* Copyright (C) 2011, 2013, 2015-2018 Gregory Nutt. All rights reserved.
|
||||
* Authors: Gregory Nutt <gnutt@nuttx.org>
|
||||
* David Sidrane <david_s5@nscdg.com>
|
||||
*
|
||||
@ -74,6 +74,7 @@
|
||||
defined(CONFIG_ARCH_CHIP_MK20DX128VLH5)
|
||||
|
||||
# define KINETIS_K20 1 /* Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -157,6 +158,7 @@
|
||||
defined(CONFIG_ARCH_CHIP_MK20DX256VLH7)
|
||||
|
||||
# define KINETIS_K20 1 /* Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -210,9 +212,73 @@
|
||||
# undef KINETIS_NTAMPER /* No tamper detect */
|
||||
# undef KINETIS_NCRC /* No CRC */
|
||||
|
||||
/* MK28FN2M0---15-
|
||||
*
|
||||
* --------------- ------- --- ------- ------ ------- ------ -----
|
||||
* PART NUMBER CPU PIN PACKAGE PROGRAM EEPROM SRAM GPIO
|
||||
* FREQ CNT FLASH
|
||||
* --------------- ------- --- ------- ------ ------- ------ -----
|
||||
* MK28FN2M0VMI15 150 MHz 169 MAPBGA 2 MB None 1 MB 120
|
||||
* MK28FN2M0CAU15R 150 MHz 210 WLCSP 2 MB None 1 MB 120
|
||||
* --------------- ------- --- ------- ------ ------- ------ -----
|
||||
*/
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK28FN2M0VMI15) || \
|
||||
defined(CONFIG_ARCH_CHIP_MK28FN2M0CAU15R)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# define KINETIS_K28 1 /* Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
# undef KINETIS_K66 /* Not Kinetis K66 family */
|
||||
|
||||
#define KINETIS_FLASH_SIZE (2*1024*1024) /* 2 Mb */
|
||||
# define KINETIS_FLEXMEM_SIZE (0) /* No FlexMemory */
|
||||
#define KINETIS_SRAM_SIZE (1*1024*1014) /* 1 Mb */
|
||||
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 12 /* 12 MPU descriptors */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface (REVISIT) */
|
||||
# define KINETIS_NDMACH 32 /* 32 channel asynchronous DMA */
|
||||
# undef KINETIS_NENET /* No Ethernet controller */
|
||||
# define KINETIS_NUSBHOST 2 /* Two USB host controllers (FS/HS) */
|
||||
# define KINETIS_NUSBOTG 2 /* Two USB OTG controllers (FS/HS) */
|
||||
# define KINETIS_NUSBDEV 2 /* Two USB device controllers (FS/HS) */
|
||||
# define KINETIS_NSDHC 1 /* One SD host controller */
|
||||
# undef KINETIS_NTOUCHIF /* Xtrinsic touch sensing interface */
|
||||
# define KINETIS_NI2C 4 /* Four I2C modules */
|
||||
# undef KINETIS_NISO7816 /* No UART with ISO-786 */
|
||||
# define KINETIS_NUART 0 /* No UARTs */
|
||||
# define KINETIS_NLPUART 5 /* Five LPUART modules */
|
||||
# define KINETIS_NSPI 4 /* Four SPI modules */
|
||||
# undef KINETIS_NCAN /* No CAN controller */
|
||||
# define KINETIS_NI2S 2 /* Two I2S modules */
|
||||
# undef KINETIS_NSLCD /* No segment LCD interface */
|
||||
# define KINETIS_NADC16 32 /* 32 16-bit ADC (Some reserved) */
|
||||
# undef KINETIS_NADC12 /* No 12-channel ADC */
|
||||
# undef KINETIS_NADC13 /* No 13-channel ADC */
|
||||
# undef KINETIS_NADC15 /* No 15-channel ADC */
|
||||
# undef KINETIS_NADC18 /* No 18-channel ADC */
|
||||
# undef KINETIS_NPGA /* No Programmable Gain Amplifiers */
|
||||
# define KINETIS_NCMP 2 /* Two analog comparators */
|
||||
# define KINETIS_NDAC6 2 /* Two 6-bit DAC */
|
||||
# define KINETIS_NDAC12 1 /* One 12-bit DAC */
|
||||
# define KINETIS_NVREF 1 /* Voltage reference */
|
||||
# define KINETIS_NTIMERS8 2 /* Two 8 channel FTM timers */
|
||||
# define KINETIS_NTIMERS2 2 /* Two 2 channel FTM timers */
|
||||
# define KINETIS_NTPMTIMERS2 2 /* Two 2 channel TPM timers */
|
||||
# define KINETIS_NRNG 1 /* Random number generator */
|
||||
# define KINETIS_NRTC 1 /* Real time clock */
|
||||
# define KINETIS_NMMCAU 1 /* Hardware encryption */
|
||||
# undef KINETIS_NTAMPER /* No tamper detect */
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK40X64VFX50) || defined(CONFIG_ARCH_CHIP_MK40X64VLH50) || \
|
||||
defined(CONFIG_ARCH_CHIP_MK40X64VLK50) || defined(CONFIG_ARCH_CHIP_MK40X64VMB50)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# define KINETIS_K40 1 /* Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -265,7 +331,9 @@
|
||||
defined(CONFIG_ARCH_CHIP_MK40X128VFX72) || defined(CONFIG_ARCH_CHIP_MK40X128VLH72) || \
|
||||
defined(CONFIG_ARCH_CHIP_MK40X128VLK72) || defined(CONFIG_ARCH_CHIP_MK40X128VMB72) || \
|
||||
defined(CONFIG_ARCH_CHIP_MK40X128VLL72) || defined(CONFIG_ARCH_CHIP_MK40X128VML72)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# define KINETIS_K40 1 /* Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -310,7 +378,9 @@
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK40X256VLK72) || defined(CONFIG_ARCH_CHIP_MK40X256VMB72) || \
|
||||
defined(CONFIG_ARCH_CHIP_MK40X256VLL72) || defined(CONFIG_ARCH_CHIP_MK40X256VML72)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# define KINETIS_K40 1 /* Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -354,7 +424,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK40X128VLQ100) || defined(CONFIG_ARCH_CHIP_MK40X128VMD100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# define KINETIS_K40 1 /* Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -364,6 +436,7 @@
|
||||
# define KINETIS_FLEXMEM_SIZE (128*1024) /* 128Kb */
|
||||
# define KINETIS_SRAM_SIZE (32*1024) /* 32Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# undef KINETIS_NENET /* No Ethernet controller */
|
||||
@ -398,7 +471,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK40X256VLQ100) || defined(CONFIG_ARCH_CHIP_MK40X256VMD100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# define KINETIS_K40 1 /* Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -408,6 +483,7 @@
|
||||
# define KINETIS_FLEXMEM_SIZE (256*1024) /* 256Kb */
|
||||
# define KINETIS_SRAM_SIZE (64*1024) /* 32Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# undef KINETIS_NENET /* No Ethernet controller */
|
||||
@ -444,7 +520,9 @@
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK40N512VLK100) || defined(CONFIG_ARCH_CHIP_MK40N512VMB100) || \
|
||||
defined(CONFIG_ARCH_CHIP_MK40N512VLL100) || defined(CONFIG_ARCH_CHIP_MK40N512VML100) || \
|
||||
defined(CONFIG_ARCH_CHIP_MK40N512VLQ100) || defined(CONFIG_ARCH_CHIP_MK40N512VMD100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# define KINETIS_K40 1 /* Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -454,6 +532,7 @@
|
||||
# undef KINETIS_FLEXMEM_SIZE /* No FlexMemory */
|
||||
# define KINETIS_SRAM_SIZE (128*1024) /* 128Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# undef KINETIS_NENET /* No Ethernet controller */
|
||||
@ -488,7 +567,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60N256VLL100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -499,6 +580,7 @@
|
||||
# undef KINETIS_FLEXRAM_SIZE /* No FlexRAM */
|
||||
# define KINETIS_SRAM_SIZE (64*1024) /* 64Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -535,7 +617,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60X256VLL100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -546,6 +630,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 32Kb */
|
||||
# define KINETIS_SRAM_SIZE (64*1024) /* 64Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -582,7 +667,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60N512VLL100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -593,6 +680,7 @@
|
||||
# undef KINETIS_FLEXRAM_SIZE /* No FlexRAM */
|
||||
# define KINETIS_SRAM_SIZE (128*1024) /* 128Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -630,7 +718,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60N256VML100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -641,6 +731,7 @@
|
||||
# undef KINETIS_FLEXRAM_SIZE /* No FlexRAM */
|
||||
# define KINETIS_SRAM_SIZE (64*1024) /* 64Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -677,7 +768,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60X256VML100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -688,6 +781,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (64*1024) /* 64Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -724,7 +818,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60N512VML100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -735,6 +831,7 @@
|
||||
# undef KINETIS_FLEXRAM_SIZE /* No FlexRAM */
|
||||
# define KINETIS_SRAM_SIZE (128*1024) /* 128Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -771,7 +868,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60N256VLQ100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -782,6 +881,7 @@
|
||||
# undef KINETIS_FLEXRAM_SIZE /* No FlexRAM */
|
||||
# define KINETIS_SRAM_SIZE (64*1024) /* 64Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -818,7 +918,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60X256VLQ100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -829,6 +931,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (64*1024) /* 64Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -865,7 +968,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60N512VLQ100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -876,6 +981,7 @@
|
||||
# undef KINETIS_FLEXRAM_SIZE /* No FlexRAM */
|
||||
# define KINETIS_SRAM_SIZE (128*1024) /* 128Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -912,7 +1018,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60N256VMD100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -923,6 +1031,7 @@
|
||||
# undef KINETIS_FLEXRAM_SIZE /* No FlexRAM */
|
||||
# define KINETIS_SRAM_SIZE (64*1024) /* 64Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -959,7 +1068,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60X256VMD100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -970,6 +1081,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (64*1024) /* 64Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1006,7 +1118,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60N512VMD100)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -1017,6 +1131,7 @@
|
||||
# undef KINETIS_FLEXRAM_SIZE /* No FlexRAM */
|
||||
# define KINETIS_SRAM_SIZE (128*1024) /* 128Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1053,7 +1168,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK60FN1M0VLQ12)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# define KINETIS_K60 1 /* Kinetis K60 family */
|
||||
# define KINETIS_NEW_MCG 1 /* Kinetis New MCG - different VDIV */
|
||||
@ -1065,6 +1182,7 @@
|
||||
# undef KINETIS_FLEXRAM_SIZE /* No FlexRAM */
|
||||
# define KINETIS_SRAM_SIZE (128*1024) /* 128Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 32 /* Up to 32 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1096,7 +1214,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK64FN1M0VLL12)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# define KINETIS_K64 1 /* Kinetis K64 family */
|
||||
@ -1107,6 +1227,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (256*1024) /* 256Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1132,7 +1253,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK64FX512VLL12)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# define KINETIS_K64 1 /* Kinetis K64 family */
|
||||
@ -1143,6 +1266,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (256*1024) /* 256Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1168,7 +1292,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK64FX512VDC12)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# define KINETIS_K64 1 /* Kinetis K64 family */
|
||||
@ -1179,6 +1305,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (256*1024) /* 256Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1204,7 +1331,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK64FN1M0VDC12)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# define KINETIS_K64 1 /* Kinetis K64 family */
|
||||
@ -1215,6 +1344,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (256*1024) /* 256Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1240,7 +1370,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK64FX512VLQ12)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# define KINETIS_K64 1 /* Kinetis K64 family */
|
||||
@ -1251,6 +1383,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (256*1024) /* 256Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1276,7 +1409,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK64FN1M0VLQ12)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# define KINETIS_K64 1 /* Kinetis K64 family */
|
||||
@ -1287,6 +1422,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (256*1024) /* 256Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1312,7 +1448,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK64FX512VMD12)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# define KINETIS_K64 1 /* Kinetis K64 family */
|
||||
@ -1323,6 +1461,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (256*1024) /* 256Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1348,7 +1487,9 @@
|
||||
# define KINETIS_NCRC 1 /* CRC */
|
||||
|
||||
#elif defined(CONFIG_ARCH_CHIP_MK64FN1M0VMD12)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# define KINETIS_K64 1 /* Kinetis K64 family */
|
||||
@ -1359,6 +1500,7 @@
|
||||
# define KINETIS_FLEXRAM_SIZE (4*1024) /* 4Kb */
|
||||
# define KINETIS_SRAM_SIZE (256*1024) /* 256Kb */
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 16 /* Up to 16 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
@ -1399,7 +1541,9 @@
|
||||
defined(CONFIG_ARCH_CHIP_MK66FX1M0VMD18) || \
|
||||
defined(CONFIG_ARCH_CHIP_MK66FN2M0VLQ18) || \
|
||||
defined(CONFIG_ARCH_CHIP_MK66FX1M0VLQ18)
|
||||
|
||||
# undef KINETIS_K20 /* Not Kinetis K20 family */
|
||||
# undef KINETIS_K28 /* Not Kinetis K28 family */
|
||||
# undef KINETIS_K40 /* Not Kinetis K40 family */
|
||||
# undef KINETIS_K60 /* Not Kinetis K60 family */
|
||||
# undef KINETIS_K64 /* Not Kinetis K64 family */
|
||||
@ -1420,6 +1564,7 @@
|
||||
# define KINETIS_SRAM_SIZE (256*1024) /* 256Kb */
|
||||
# endif
|
||||
# define KINETIS_MPU 1 /* Memory protection unit */
|
||||
# define KINETIS_MPU_NEGIONS 8 /* 8 MPU descriptors (REVISIT) */
|
||||
# define KINETIS_EXTBUS 1 /* External bus interface */
|
||||
# define KINETIS_NDMACH 32 /* Up to 32 DMA channels */
|
||||
# define KINETIS_NENET 1 /* One IEEE 1588 Ethernet controller */
|
||||
|
||||
@ -80,6 +80,8 @@
|
||||
|
||||
#if defined(CONFIG_ARCH_FAMILY_K20)
|
||||
# include <arch/kinetis/kinetis_k20irq.h>
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K28)
|
||||
# include <arch/kinetis/kinetis_k28irq.h>
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K40)
|
||||
# include <arch/kinetis/kinetis_k40irq.h>
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K60)
|
||||
|
||||
222
arch/arm/include/kinetis/kinetis_k28irq.h
Normal file
222
arch/arm/include/kinetis/kinetis_k28irq.h
Normal file
@ -0,0 +1,222 @@
|
||||
/*********************************************************************************************
|
||||
* arch/arm/include/kinetis/kinetis_k28irq.h
|
||||
*
|
||||
* Copyright (C) 2018 Gregory Nutt. All rights reserved.
|
||||
* Authors: Gregory Nutt <gnutt@nuttx.org>
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
*
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in
|
||||
* the documentation and/or other materials provided with the
|
||||
* distribution.
|
||||
* 3. Neither the name NuttX nor the names of its contributors may be
|
||||
* used to endorse or promote products derived from this software
|
||||
* without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
||||
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
||||
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
||||
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
||||
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
||||
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
||||
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
* POSSIBILITY OF SUCH DAMAGE.
|
||||
*
|
||||
********************************************************************************************/
|
||||
|
||||
/* This file should never be included directed but, rather, only indirectly
|
||||
* through nuttx/irq.h
|
||||
*/
|
||||
|
||||
#ifndef __ARCH_ARM_INCLUDE_KINETIS_KINETIS_K28IRQ_H
|
||||
#define __ARCH_ARM_INCLUDE_KINETIS_KINETIS_K28IRQ_H
|
||||
|
||||
/*********************************************************************************************
|
||||
* Included Files
|
||||
********************************************************************************************/
|
||||
|
||||
#include <nuttx/config.h>
|
||||
|
||||
/*********************************************************************************************
|
||||
* Pre-processor Definitions
|
||||
********************************************************************************************/
|
||||
|
||||
/* IRQ numbers. The IRQ number corresponds vector number and hence map
|
||||
* directly to bits in the NVIC. This does, however, waste several words of
|
||||
* memory in the IRQ to handle mapping tables.
|
||||
*
|
||||
* Processor Exceptions (vectors 0-15). These common definitions can be found
|
||||
* in the file nuttx/arch/arm/include/kinets/irq.h which includes this file
|
||||
*
|
||||
* External interrupts (vectors >= 16)
|
||||
*
|
||||
* K28 Family ********************************************************************************
|
||||
*
|
||||
* The interrupt vectors for the following parts is defined in Freescale
|
||||
* document K28P210M150SF5RM
|
||||
*/
|
||||
|
||||
#define KINETIS_IRQ_DMACH0 (KINETIS_IRQ_FIRST+0) /* 0: DMA channel 0, 16 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH1 (KINETIS_IRQ_FIRST+1) /* 1: DMA channel 1, 17 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH2 (KINETIS_IRQ_FIRST+2) /* 2: DMA channel 2, 18 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH3 (KINETIS_IRQ_FIRST+3) /* 3: DMA channel 3, 19 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH4 (KINETIS_IRQ_FIRST+4) /* 4: DMA channel 4, 20 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH5 (KINETIS_IRQ_FIRST+5) /* 5: DMA channel 5, 21 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH6 (KINETIS_IRQ_FIRST+6) /* 6: DMA channel 6, 11 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH7 (KINETIS_IRQ_FIRST+7) /* 7: DMA channel 7, 23 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH8 (KINETIS_IRQ_FIRST+8) /* 8: DMA channel 8, 24 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH9 (KINETIS_IRQ_FIRST+9) /* 9: DMA channel 9, 25 transfer complete */
|
||||
|
||||
#define KINETIS_IRQ_DMACH10 (KINETIS_IRQ_FIRST+10) /* 10: DMA channel 10, 26 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH11 (KINETIS_IRQ_FIRST+11) /* 11: DMA channel 11, 27 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH12 (KINETIS_IRQ_FIRST+12) /* 12: DMA channel 12, 28 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH13 (KINETIS_IRQ_FIRST+13) /* 13: DMA channel 13, 29 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH14 (KINETIS_IRQ_FIRST+14) /* 14: DMA channel 14, 30 transfer complete */
|
||||
#define KINETIS_IRQ_DMACH15 (KINETIS_IRQ_FIRST+15) /* 15: DMA channel 15, 31 transfer complete */
|
||||
#define KINETIS_IRQ_DMAERR (KINETIS_IRQ_FIRST+16) /* 16: DMA error interrupt channels 0-31 */
|
||||
#define KINETIS_IRQ_MCM (KINETIS_IRQ_FIRST+17) /* 17: MCM or RDC interrupt */
|
||||
#define KINETIS_IRQ_RDC (KINETIS_IRQ_FIRST+17) /* 17: MCM or RDC interrupt */
|
||||
#define KINETIS_IRQ_FLASHCC (KINETIS_IRQ_FIRST+18) /* 18: Flash memory command complete */
|
||||
#define KINETIS_IRQ_FLASHRC (KINETIS_IRQ_FIRST+19) /* 19: Flash memory read collision */
|
||||
|
||||
#define KINETIS_IRQ_SMCLVD (KINETIS_IRQ_FIRST+20) /* 20: Mode Controller low-voltage
|
||||
* detect, low-voltage warning */
|
||||
#define KINETIS_IRQ_LLWU (KINETIS_IRQ_FIRST+21) /* 21: LLWU Normal Low Leakage Wakeup */
|
||||
#define KINETIS_IRQ_WDOG (KINETIS_IRQ_FIRST+22) /* 22: Watchdog or EWM */
|
||||
#define KINETIS_IRQ_RNGB (KINETIS_IRQ_FIRST+23) /* 23: True random number generator (TRNG) */
|
||||
#define KINETIS_IRQ_I2C0 (KINETIS_IRQ_FIRST+24) /* 24: I2C0 */
|
||||
#define KINETIS_IRQ_I2C1 (KINETIS_IRQ_FIRST+25) /* 25: I2C1 */
|
||||
#define KINETIS_IRQ_SPI0 (KINETIS_IRQ_FIRST+26) /* 26: SPI0 all sources */
|
||||
#define KINETIS_IRQ_SPI1 (KINETIS_IRQ_FIRST+27) /* 27: SPI1 all sources */
|
||||
#define KINETIS_IRQ_I2S0 (KINETIS_IRQ_FIRST+28) /* 28: 12S0 Transmit */
|
||||
#define KINETIS_IRQ_I2S1 (KINETIS_IRQ_FIRST+29) /* 29: 12S0 Receive */
|
||||
|
||||
#define KINETIS_IRQ_LPUART0 (KINETIS_IRQ_FIRST+30) /* 30: LPUART0 Status and error */
|
||||
#define KINETIS_IRQ_LPUART1 (KINETIS_IRQ_FIRST+31) /* 31: LPUART1 Status and error */
|
||||
#define KINETIS_IRQ_LPUART2 (KINETIS_IRQ_FIRST+32) /* 32: LPUART2 Status and error */
|
||||
#define KINETIS_IRQ_LPUART3 (KINETIS_IRQ_FIRST+33) /* 33: LPUART3 Status and error */
|
||||
#define KINETIS_IRQ_LPUART4 (KINETIS_IRQ_FIRST+34) /* 34: LPUART4 Status and error */
|
||||
#define KINETIS_IRQ_RESVD35 (KINETIS_IRQ_FIRST+35) /* 35: Reserved */
|
||||
#define KINETIS_IRQ_RESVD36 (KINETIS_IRQ_FIRST+36) /* 36: Reserved */
|
||||
#define KINETIS_IRQ_RESVD37 (KINETIS_IRQ_FIRST+37) /* 37: Reserved */
|
||||
#define KINETIS_IRQ_RESVD38 (KINETIS_IRQ_FIRST+38) /* 38: Reserved */
|
||||
#define KINETIS_IRQ_ADC0 (KINETIS_IRQ_FIRST+39) /* 39: ADC0 */
|
||||
|
||||
#define KINETIS_IRQ_CMP0 (KINETIS_IRQ_FIRST+40) /* 40: CMP0 */
|
||||
#define KINETIS_IRQ_CMP1 (KINETIS_IRQ_FIRST+41) /* 41: CMP1 */
|
||||
#define KINETIS_IRQ_FTM0 (KINETIS_IRQ_FIRST+42) /* 42: FTM0 all sources */
|
||||
#define KINETIS_IRQ_FTM1 (KINETIS_IRQ_FIRST+43) /* 43: FTM1 all sources */
|
||||
#define KINETIS_IRQ_FTM2 (KINETIS_IRQ_FIRST+44) /* 44: FTM2 all sources */
|
||||
#define KINETIS_IRQ_CMT (KINETIS_IRQ_FIRST+45) /* 45: CMT */
|
||||
#define KINETIS_IRQ_RTC (KINETIS_IRQ_FIRST+46) /* 46: RTC alarm interrupt */
|
||||
#define KINETIS_IRQ_RTCS (KINETIS_IRQ_FIRST+47) /* 47: RTC seconds interrupt */
|
||||
#define KINETIS_IRQ_PITCH0 (KINETIS_IRQ_FIRST+48) /* 48: PIT channel 0 */
|
||||
#define KINETIS_IRQ_PITCH1 (KINETIS_IRQ_FIRST+49) /* 49: PIT channel 1 */
|
||||
|
||||
#define KINETIS_IRQ_PITCH2 (KINETIS_IRQ_FIRST+50) /* 50: PIT channel 2 */
|
||||
#define KINETIS_IRQ_PITCH3 (KINETIS_IRQ_FIRST+51) /* 51: PIT channel 3 */
|
||||
#define KINETIS_IRQ_PDB (KINETIS_IRQ_FIRST+52) /* 52: PDB */
|
||||
#define KINETIS_IRQ_USBOTG (KINETIS_IRQ_FIRST+53) /* 53: USB OTG */
|
||||
#define KINETIS_IRQ_USBCD (KINETIS_IRQ_FIRST+54) /* 54: USB charger detect */
|
||||
#define KINETIS_IRQ_RESVD55 (KINETIS_IRQ_FIRST+55) /* 55: Reserved */
|
||||
#define KINETIS_IRQ_DAC0 (KINETIS_IRQ_FIRST+56) /* 56: DAC0 */
|
||||
#define KINETIS_IRQ_MCG (KINETIS_IRQ_FIRST+57) /* 57: MCG */
|
||||
#define KINETIS_IRQ_LPT (KINETIS_IRQ_FIRST+58) /* 58: Low power timer LPTMR0 and LPTMR1 */
|
||||
#define KINETIS_IRQ_PORTA (KINETIS_IRQ_FIRST+59) /* 59: Pin detect port A */
|
||||
|
||||
#define KINETIS_IRQ_PORTB (KINETIS_IRQ_FIRST+60) /* 60: Pin detect port B */
|
||||
#define KINETIS_IRQ_PORTC (KINETIS_IRQ_FIRST+61) /* 61: Pin detect port C */
|
||||
#define KINETIS_IRQ_PORTD (KINETIS_IRQ_FIRST+62) /* 62: Pin detect port D */
|
||||
#define KINETIS_IRQ_PORTE (KINETIS_IRQ_FIRST+63) /* 63: Pin detect port E */
|
||||
#define KINETIS_IRQ_SWI (KINETIS_IRQ_FIRST+64) /* 64: Software interrupt */
|
||||
#define KINETIS_IRQ_SPI2 (KINETIS_IRQ_FIRST+65) /* 65: SPI2 all sources */
|
||||
#define KINETIS_IRQ_SPI3 (KINETIS_IRQ_FIRST+66) /* 66: SPI3 all sources */
|
||||
#define KINETIS_IRQ_RESVD67 (KINETIS_IRQ_FIRST+67) /* 66: Reserved */
|
||||
#define KINETIS_IRQ_I2S1TX (KINETIS_IRQ_FIRST+68) /* 68: I2S1 Transmit */
|
||||
#define KINETIS_IRQ_I2S1RX (KINETIS_IRQ_FIRST+69) /* 69: I2S1 Receive */
|
||||
|
||||
#define KINETIS_IRQ_FLEXIO (KINETIS_IRQ_FIRST+70) /* 70: FlexIO */
|
||||
#define KINETIS_IRQ_FTM3 (KINETIS_IRQ_FIRST+71) /* 71: FTM3 all sources */
|
||||
#define KINETIS_IRQ_RESVD72 (KINETIS_IRQ_FIRST+72) /* 72: Reserved */
|
||||
#define KINETIS_IRQ_RESVD73 (KINETIS_IRQ_FIRST+73) /* 73: Reserved */
|
||||
#define KINETIS_IRQ_I2C2 (KINETIS_IRQ_FIRST+74) /* 74: I2C2 */
|
||||
#define KINETIS_IRQ_RESVD75 (KINETIS_IRQ_FIRST+75) /* 75: Reserved */
|
||||
#define KINETIS_IRQ_RESVD76 (KINETIS_IRQ_FIRST+76) /* 76: Reserved */
|
||||
#define KINETIS_IRQ_RESVD77 (KINETIS_IRQ_FIRST+77) /* 77: Reserved */
|
||||
#define KINETIS_IRQ_RESVD78 (KINETIS_IRQ_FIRST+78) /* 78: Reserved */
|
||||
#define KINETIS_IRQ_RESVD79 (KINETIS_IRQ_FIRST+79) /* 79: Reserved */
|
||||
|
||||
#define KINETIS_IRQ_RESVD80 (KINETIS_IRQ_FIRST+80) /* 80: Reserved */
|
||||
#define KINETIS_IRQ_SDHC (KINETIS_IRQ_FIRST+81) /* 81: SDHC */
|
||||
#define KINETIS_IRQ_RESVD82 (KINETIS_IRQ_FIRST+82) /* 82: Reserved */
|
||||
#define KINETIS_IRQ_RESVD83 (KINETIS_IRQ_FIRST+83) /* 83: Reserved */
|
||||
#define KINETIS_IRQ_RESVD84 (KINETIS_IRQ_FIRST+84) /* 84: Reserved */
|
||||
#define KINETIS_IRQ_RESVD85 (KINETIS_IRQ_FIRST+85) /* 85: Reserved */
|
||||
#define KINETIS_IRQ_RESVD86 (KINETIS_IRQ_FIRST+86) /* 86: Reserved */
|
||||
#define KINETIS_IRQ_RESVD87 (KINETIS_IRQ_FIRST+87) /* 87: Reserved */
|
||||
#define KINETIS_IRQ_TPM1 (KINETIS_IRQ_FIRST+88) /* 88: TPM1 */
|
||||
#define KINETIS_IRQ_TPM2 (KINETIS_IRQ_FIRST+89) /* 89: TPM2 */
|
||||
|
||||
#define KINETIS_IRQ_USBHSDCD (KINETIS_IRQ_FIRST+90) /* 90: USBHS DCD or USBHS Phy modules */
|
||||
#define KINETIS_IRQ_I2C3 (KINETIS_IRQ_FIRST+91) /* 91: I2C3 */
|
||||
#define KINETIS_IRQ_RESVD92 (KINETIS_IRQ_FIRST+92) /* 92: Reserved */
|
||||
#define KINETIS_IRQ_USB1OTG (KINETIS_IRQ_FIRST+93) /* 93: USB1 OTG*/
|
||||
#define KINETIS_IRQ_RESVD94 (KINETIS_IRQ_FIRST+94) /* 94: Reserved */
|
||||
#define KINETIS_IRQ_RESVD95 (KINETIS_IRQ_FIRST+95) /* 95: Reserved */
|
||||
#define KINETIS_IRQ_RESVD96 (KINETIS_IRQ_FIRST+96) /* 96: Reserved */
|
||||
#define KINETIS_IRQ_RESVD97 (KINETIS_IRQ_FIRST+97) /* 97: Reserved */
|
||||
#define KINETIS_IRQ_RESVD98 (KINETIS_IRQ_FIRST+98) /* 98: Reserved */
|
||||
#define KINETIS_IRQ_RESVD99 (KINETIS_IRQ_FIRST+99) /* 99: Reserved */
|
||||
|
||||
#define KINETIS_QSPI0 (KINETIS_IRQ_FIRST+100) /* 100: QSPI0 all sources */
|
||||
#define KINETIS_IRQ_RESVD101 (KINETIS_IRQ_FIRST+101) /* 101: Reserved */
|
||||
#define KINETIS_IRQ_RESVD102 (KINETIS_IRQ_FIRST+102) /* 102: Reserved */
|
||||
#define KINETIS_IRQ_RESVD103 (KINETIS_IRQ_FIRST+103) /* 103: Reserved */
|
||||
#define KINETIS_IRQ_RESVD104 (KINETIS_IRQ_FIRST+104) /* 104: Reserved */
|
||||
#define KINETIS_IRQ_RESVD105 (KINETIS_IRQ_FIRST+105) /* 105: Reserved */
|
||||
#define KINETIS_IRQ_RESVD106 (KINETIS_IRQ_FIRST+106) /* 106: Reserved */
|
||||
|
||||
#define NR_INTERRUPTS 107 /* 107 Non core IRQs*/
|
||||
#define NR_VECTORS (KINETIS_IRQ_FIRST+NR_INTERRUPTS) /* 123 vectors */
|
||||
|
||||
/* EXTI interrupts (Do not use IRQ numbers) */
|
||||
|
||||
#define NR_IRQS NR_VECTORS
|
||||
|
||||
/*********************************************************************************************
|
||||
* Public Types
|
||||
********************************************************************************************/
|
||||
|
||||
/*********************************************************************************************
|
||||
* Public Data
|
||||
********************************************************************************************/
|
||||
|
||||
#ifndef __ASSEMBLY__
|
||||
#ifdef __cplusplus
|
||||
#define EXTERN extern "C"
|
||||
extern "C"
|
||||
{
|
||||
#else
|
||||
#define EXTERN extern
|
||||
#endif
|
||||
|
||||
/*********************************************************************************************
|
||||
* Public Functions
|
||||
********************************************************************************************/
|
||||
|
||||
#undef EXTERN
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#endif /* __ARCH_ARM_INCLUDE_KINETIS_KINETIS_K28IRQ_H */
|
||||
@ -38,8 +38,8 @@
|
||||
* through nuttx/irq.h
|
||||
*/
|
||||
|
||||
#ifndef __ARCH_ARM_INCLUDE_KINETIS_KINETIS_66KIRQ_H
|
||||
#define __ARCH_ARM_INCLUDE_KINETIS_KINETIS_66KIRQ_H
|
||||
#ifndef __ARCH_ARM_INCLUDE_KINETIS_KINETIS_K66IRQ_H
|
||||
#define __ARCH_ARM_INCLUDE_KINETIS_KINETIS_K66IRQ_H
|
||||
|
||||
/*****************************************************************************
|
||||
* Included Files
|
||||
@ -203,4 +203,4 @@ extern "C"
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#endif /* __ARCH_ARM_INCLUDE_KINETIS_KINETIS_66KIRQ_H */
|
||||
#endif /* __ARCH_ARM_INCLUDE_KINETIS_KINETIS_K66IRQ_H */
|
||||
|
||||
@ -49,6 +49,14 @@ config ARCH_CHIP_MK20DX256VLH7
|
||||
select ARCH_FAMILY_K20
|
||||
select KINETIS_HAVE_I2C1
|
||||
|
||||
config ARCH_CHIP_MK28FN2M0VMI15
|
||||
bool "MK28FN2M0VMI15"
|
||||
select ARCH_FAMILY_K28
|
||||
|
||||
config ARCH_CHIP_MK28FN2M0CAU15R
|
||||
bool "MK28FN2M0CAU15R"
|
||||
select ARCH_FAMILY_K28
|
||||
|
||||
config ARCH_CHIP_MK40N512VLQ100
|
||||
bool "MK40N512VLQ100"
|
||||
select ARCH_FAMILY_K40
|
||||
@ -235,6 +243,18 @@ config KINETIS_HAVE_LPUART1
|
||||
bool
|
||||
default n
|
||||
|
||||
config KINETIS_HAVE_LPUART2
|
||||
bool
|
||||
default n
|
||||
|
||||
config KINETIS_HAVE_LPUART3
|
||||
bool
|
||||
default n
|
||||
|
||||
config KINETIS_HAVE_LPUART4
|
||||
bool
|
||||
default n
|
||||
|
||||
# When there are multiple instances of a device, these "hidden" settings
|
||||
# will automatically be selected and will represent the 'OR' of the
|
||||
# instances selected.
|
||||
@ -259,6 +279,19 @@ config ARCH_FAMILY_K20
|
||||
default n
|
||||
select KINETIS_HAVE_UART5
|
||||
|
||||
config ARCH_FAMILY_K28
|
||||
bool
|
||||
default n
|
||||
select KINETIS_HAVE_I2C1
|
||||
select KINETIS_HAVE_FTM3
|
||||
select KINETIS_HAVE_LPUART0
|
||||
select KINETIS_HAVE_LPUART1
|
||||
select KINETIS_HAVE_LPUART2
|
||||
select KINETIS_HAVE_LPUART3
|
||||
select KINETIS_HAVE_LPUART4
|
||||
select KINETIS_HAVE_TPM1
|
||||
select KINETIS_HAVE_TPM2
|
||||
|
||||
config ARCH_FAMILY_K40
|
||||
bool
|
||||
default n
|
||||
@ -412,6 +445,39 @@ config KINETIS_LPUART1
|
||||
---help---
|
||||
Support the low power UART1
|
||||
|
||||
config KINETIS_LPUART2
|
||||
bool "Low power LPUART2"
|
||||
default n
|
||||
depends on KINETIS_HAVE_LPUART2
|
||||
select LPUART2_SERIALDRIVER
|
||||
select KINETIS_LPUART
|
||||
select KINETIS_SERIALDRIVER
|
||||
select ARCH_HAVE_SERIAL_TERMIOS
|
||||
---help---
|
||||
Support the low power UART2
|
||||
|
||||
config KINETIS_LPUART3
|
||||
bool "Low power LPUART3"
|
||||
default n
|
||||
depends on KINETIS_HAVE_LPUART3
|
||||
select LPUART3_SERIALDRIVER
|
||||
select KINETIS_LPUART
|
||||
select KINETIS_SERIALDRIVER
|
||||
select ARCH_HAVE_SERIAL_TERMIOS
|
||||
---help---
|
||||
Support the low power UART3
|
||||
|
||||
config KINETIS_LPUART4
|
||||
bool "Low power LPUART4"
|
||||
default n
|
||||
depends on KINETIS_HAVE_LPUART4
|
||||
select LPUART4_SERIALDRIVER
|
||||
select KINETIS_LPUART
|
||||
select KINETIS_SERIALDRIVER
|
||||
select ARCH_HAVE_SERIAL_TERMIOS
|
||||
---help---
|
||||
Support the low power UART4
|
||||
|
||||
config KINETIS_ENET
|
||||
bool "Ethernet"
|
||||
default n
|
||||
|
||||
223
arch/arm/src/kinetis/chip/kinetis_k28memorymap.h
Normal file
223
arch/arm/src/kinetis/chip/kinetis_k28memorymap.h
Normal file
@ -0,0 +1,223 @@
|
||||
/************************************************************************************
|
||||
* arch/arm/src/kinetis/chip/kinetis_k28memorymap.h
|
||||
*
|
||||
* Copyright (C) 2018 Gregory Nutt. All rights reserved.
|
||||
* Authors: Gregory Nutt <gnutt@nuttx.org>
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
*
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in
|
||||
* the documentation and/or other materials provided with the
|
||||
* distribution.
|
||||
* 3. Neither the name NuttX nor the names of its contributors may be
|
||||
* used to endorse or promote products derived from this software
|
||||
* without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
||||
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
||||
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
||||
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
||||
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
||||
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
||||
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
* POSSIBILITY OF SUCH DAMAGE.
|
||||
*
|
||||
************************************************************************************/
|
||||
|
||||
#ifndef __ARCH_ARM_SRC_KINETIS_CHIP_KINETIS_K28MEMORYMAP_H
|
||||
#define __ARCH_ARM_SRC_KINETIS_CHIP_KINETIS_K28MEMORYMAP_H
|
||||
|
||||
/************************************************************************************
|
||||
* Included Files
|
||||
************************************************************************************/
|
||||
|
||||
#include <nuttx/config.h>
|
||||
|
||||
#include "chip.h"
|
||||
|
||||
#ifdef KINETIS_K28
|
||||
|
||||
/************************************************************************************
|
||||
* Pre-processor Definitions
|
||||
************************************************************************************/
|
||||
|
||||
/* Memory Map ***********************************************************************/
|
||||
/* K28 Family
|
||||
*
|
||||
* The memory map for the following parts is defined in NXP document
|
||||
* K28P144M180SF5RMV2 Rev. 2, May 2015
|
||||
*/
|
||||
|
||||
#if defined(CONFIG_ARCH_CHIP_MK28FN2M0VMI15) || defined(CONFIG_ARCH_CHIP_MK28FN2M0CAU15R)
|
||||
|
||||
# define KINETIS_FLASH_BASE 0x00000000 /* Program flash and read-only data
|
||||
* (includes exception vectors in
|
||||
* first 1024 bytes) */
|
||||
# define KINETIS_QSPI0ALIAS_BASE 0x04000000 /* QSPI0 (Aliased area) Mapped to the
|
||||
* same access space of 0x68000000 to
|
||||
* 0x6bffffff */
|
||||
# define KINETIS_SDRAMALIAS_BASE 0x08000000 /* SDRAM (Aliased area) Mapped to the
|
||||
* same access space of 0x88000000 to
|
||||
* 0x8fffffff */
|
||||
# define KINETIS_PRGACCLRAM_BASE 0x14000000 /* FlexRAM (Flash Programming
|
||||
* Acceleration RAM) */
|
||||
# define KINETIS_FBALIAS_BASE 0x18000000 /* FlexBus (Aliased Area) Mapped to the
|
||||
* same access space of 0x98000000 to
|
||||
* 0x9bffffff */
|
||||
# define KINETIS_ROM_BASE 0x1c000000 /* ROM */
|
||||
# define KINETIS_SRAML_BASE 0x1ffc0000 /* Tightly Coupled Memory Lower (TCML)
|
||||
* SRAM_L: Lower SRAM (ICODE/DCODE) */
|
||||
# define KINETIS_SRAMU_BASE 0x20000000 /* Tightly Coupled Memory Upper (TCMU)
|
||||
* SRAM_U: Upper SRAM bitband region */
|
||||
# define KINETIS_SALIAS_BASE 0x22000000 /* Aliased to TCMU SRAM bitband */
|
||||
# define KINETIS_FDATALIAS_BASE 0x30000000 /* Flash Data Alias */
|
||||
# define KINETIS_OCRAM_BASE 0x34000000 /* OCRAM */
|
||||
# define KINETIS_BRIDGE0_BASE 0x40000000 /* Bitband region for AIPS0 */
|
||||
# define KINETIS_BRIDGE1_BASE 0x40080000 /* Bitband region for AIPS1 */
|
||||
# define KINETIS_GPIOBB_BASE 0x400ff000 /* Bitband region for GPIO */
|
||||
# define KINETIS_AGALIAS_BASE 0x42000000 /* Aliased to AIPS and GPIO bitband */
|
||||
# define KINETIS_BME2_BASE 0x44000000 /* Bit Manipulation Engine (BME2) access
|
||||
* to AIPS0 peripheral slots 0-127 and
|
||||
* AIPS1 peripheral slots 0-123 */
|
||||
# define KINETIS_FLEXBUS_BASE 0x60000000 /* FlexBus (External Memory - Write-back) */
|
||||
# define KINETIS_QSPIRX_BASE 0x67000000 /* QuadSPI0 Rx Buffer */
|
||||
# define KINETIS_QSPI0_BASE 0x68000000 /* QuadSPI0 (External Memory) */
|
||||
# define KINETIS_SDRAMWB_BASE 0x70000000 /* SDRAM (External Memory - Write-back) */
|
||||
# define KINETIS_SDRAMWT1_BASE 0x80000000 /* SDRAM (External Memory - Write-through) */
|
||||
# define KINETIS_SDRAMWT2_BASE 0x88000000 /* SDRAM (External Memory - Write-through) */
|
||||
# define KINETIS_FLEXBUSWT_BASE 0x98000000 /* FlexBus (External Memory - Write-through) */
|
||||
# define KINETIS_FLEXBUSEP_BASE 0xa0000000 /* FlexBus External Peripheral - Not executable)*/
|
||||
# define KINETIS_PERIPH_BASE 0xe0000000 /* Private peripherals */
|
||||
|
||||
/* Peripheral Bridge 0 Memory Map ***************************************************/
|
||||
|
||||
# define KINETIS_AIPS0_BASE 0x40000000 /* Peripheral bridge 0 (AIPS-Lite 0) */
|
||||
# define KINETIS_XBAR_BASE 0x40004000 /* Crossbar switch */
|
||||
# define KINETIS_DMAC_BASE 0x40008000 /* DMA controller */
|
||||
# define KINETIS_DMADESC_BASE 0x40009000 /* DMA controller transfer control descriptors */
|
||||
# define KINETIS_FLEXBUSC_BASE 0x4000c000 /* FlexBus controller */
|
||||
# define KINETIS_MPU_BASE 0x4000d000 /* System MPU */
|
||||
# define KINETIS_SDRAMC_BASE 0x4000f000 /* SDRAMC */
|
||||
# define KINETIS_FMC_BASE 0x4001f000 /* Flash memory controller */
|
||||
# define KINETIS_FTFE_BASE 0x40020000 /* Flash memory */
|
||||
# define KINETIS_DMAMUX0_BASE 0x40021000 /* DMA channel mutiplexer 0 */
|
||||
# define KINETIS_SPI0_BASE 0x4002c000 /* DSPI 0 */
|
||||
# define KINETIS_SPI1_BASE 0x4002d000 /* DSPI 1 */
|
||||
# define KINETIS_SAI0_BASE 0x4002f000 /* SAI 0 (12S/SSI) */
|
||||
# define KINETIS_CRC_BASE 0x40032000 /* CRC */
|
||||
# define KINETIS_USBDCD_BASE 0x40035000 /* USB DCD */
|
||||
# define KINETIS_PDB0_BASE 0x40036000 /* Programmable delay block */
|
||||
# define KINETIS_PIT_BASE 0x40037000 /* Periodic interrupt timers (PIT) */
|
||||
# define KINETIS_FTM0_BASE 0x40038000 /* FlexTimer (FTM) 0 */
|
||||
# define KINETIS_FTM1_BASE 0x40039000 /* FlexTimer (FTM) 1 */
|
||||
# define KINETIS_FTM2_BASE 0x4003a000 /* FlexTimer (FTM) 2 */
|
||||
# define KINETIS_ADC0_BASE 0x4003b000 /* Analog-to-digital converter (ADC) 0 */
|
||||
# define KINETIS_RTC_BASE 0x4003d000 /* Real time clock */
|
||||
# define KINETIS_VBATR_BASE 0x4003e000 /* VBAT register file */
|
||||
# define KINETIS_DAC0_BASE 0x4003f000 /* DAC0 */
|
||||
# define KINETIS_LPTMR0_BASE 0x40040000 /* Low power timer 0 (LPTMR0) */
|
||||
# define KINETIS_SYSR_BASE 0x40041000 /* System register file */
|
||||
# define KINETIS_LPTMR1_BASE 0x40044000 /* Low power timer 1 (LPTMR1) */
|
||||
# define KINETIS_SIMLP_BASE 0x40047000 /* SIM low-power logic */
|
||||
# define KINETIS_SIM_BASE 0x40048000 /* System integration module (SIM) */
|
||||
|
||||
# define KINETIS_PORT_BASE(n) (0x40049000 + ((n) << 12))
|
||||
# define KINETIS_PORTA_BASE 0x40049000 /* Port A multiplexing control */
|
||||
# define KINETIS_PORTB_BASE 0x4004a000 /* Port B multiplexing control */
|
||||
# define KINETIS_PORTC_BASE 0x4004b000 /* Port C multiplexing control */
|
||||
# define KINETIS_PORTD_BASE 0x4004c000 /* Port D multiplexing control */
|
||||
# define KINETIS_PORTE_BASE 0x4004d000 /* Port E multiplexing control */
|
||||
|
||||
# define KINETIS_WDOG_BASE 0x40052000 /* Software watchdog */
|
||||
# define KINETIS_EWM_BASE 0x40061000 /* External watchdog */
|
||||
# define KINETIS_CMT_BASE 0x40062000 /* Carrier modulator timer (CMT) */
|
||||
# define KINETIS_MCG_BASE 0x40064000 /* Multi-purpose Clock Generator (MCG) */
|
||||
# define KINETIS_OSC_BASE 0x40065000 /* System oscillator (OSC) */
|
||||
# define KINETIS_I2C0_BASE 0x40066000 /* I2C 0 */
|
||||
# define KINETIS_I2C1_BASE 0x40067000 /* I2C 1 */
|
||||
# define KINETIS_USBOTGFS_BASE 0x40072000 /* USB OTG FS/LS */
|
||||
# define KINETIS_2C2D_BASE 0x40073000 /* 2C2D (Analog comparator (CMP) /
|
||||
* 6-bit digital-to-analog converter (DAC)) */
|
||||
# define KINETIS_VREF_BASE 0x40074000 /* Voltage reference (VREF) */
|
||||
# define KINETIS_LLWU_BASE 0x4007c000 /* Low-leakage wakeup unit (LLWU) */
|
||||
# define KINETIS_PMC_BASE 0x4007d000 /* Power management controller (PMC) */
|
||||
# define KINETIS_SMC_BASE 0x4007e000 /* System Mode controller (SMC) */
|
||||
# define KINETIS_RCM_BASE 0x4007f000 /* Reset Control Module (RCM) */
|
||||
|
||||
/* Peripheral Bridge 1 Memory Map ***************************************************/
|
||||
|
||||
# define KINETIS_AIPS1_BASE 0x40080000 /* Peripheral bridge 1 (AIPS-Lite 1) */
|
||||
# define KINETIS_RNGA_BASE 0x400a0000 /* True Random Number Generator (TRNG) */
|
||||
# define KINETIS_USBHS_BASE 0x400a1000 /* USB OTG HS/FS/LS */
|
||||
# define KINETIS_USBHSPHY_BASE 0x400a2000 /* USBHS PHY */
|
||||
# define KINETIS_USBHSDCD_BASE 0x400a3000 /* USBHS DCD */
|
||||
# define KINETIS_SPI2_BASE 0x400ac000 /* SPI 2 */
|
||||
# define KINETIS_SPI3_BASE 0x400ad000 /* SPI 3 */
|
||||
# define KINETIS_SAI1_BASE 0x400af000 /* SAI 1 (12S/SSI) */
|
||||
# define KINETIS_SDHC_BASE 0x400b1000 /* eSDHC */
|
||||
# define KINETIS_FTM2_ALT_BASE 0x400b8000 /* Alternate address FlexTimer 2 */
|
||||
# define KINETIS_FTM3_BASE 0x400b9000 /* FlexTimer 3 */
|
||||
# define KINETIS_LPUART0_BASE 0x400c4000 /* LPUART0 */
|
||||
# define KINETIS_LPUART1_BASE 0x400c5000 /* LPUART1 */
|
||||
# define KINETIS_LPUART2_BASE 0x400c6000 /* LPUART2 */
|
||||
# define KINETIS_LPUART3_BASE 0x400c7000 /* LPUART3 */
|
||||
# define KINETIS_TPM1_BASE 0x400c9000 /* TPM1 */
|
||||
# define KINETIS_TPM2_BASE 0x400ca000 /* TPM2 */
|
||||
# define KINETIS_DAC0_ALT_BASE 0x400cc000 /* Alternate address 12-bit digital-to-analog
|
||||
* converter (DAC) 0 */
|
||||
# define KINETIS_LPUART3_BASE 0x400d6000 /* LPUART3 */
|
||||
# define KINETIS_QSPI0C_BASE 0x400da000 /* QSPI0 controller */
|
||||
# define KINETIS_FLEXIO0_BASE 0x400df000 /* FlexIO0 */
|
||||
# define KINETIS_I2C2_BASE 0x400e6000 /* I2C 2 */
|
||||
# define KINETIS_I2C3_BASE 0x400e7000 /* I2C 3 */
|
||||
# define KINETIS_XBARSS_BASE 0x400ff000 /* Not an AIPS-Lite slot. The 32-bit general
|
||||
* purpose input/output module that shares the
|
||||
* crossbar switch slave port with the AIPS-Lite
|
||||
* is accessed at this address. */
|
||||
|
||||
/* Private Peripheral Bus (PPB) Memory Map ******************************************/
|
||||
|
||||
# define KINETIS_ITM_BASE 0xe0000000 /* Instrumentation Trace Macrocell (ITM) */
|
||||
# define KINETIS_DWT_BASE 0xe0001000 /* Data Watchpoint and Trace (DWT) */
|
||||
# define KINETIS_FPB_BASE 0xe0002000 /* Flash Patch and Breakpoint (FPB) */
|
||||
# define KINETIS_SCS_BASE 0xe000e000 /* System Control Space (SCS) (for NVIC and FPU) */
|
||||
# define KINETIS_TPIU_BASE 0xe0040000 /* Trace Port Interface Unit (TPIU) */
|
||||
# define KINETIS_ETM_BASE 0xe0041000 /* Embedded Trace Macrocell (ETM) */
|
||||
# define KINETIS_MCM_BASE 0xe0080000 /* Miscellaneous Control Module (MTM) */
|
||||
# define KINETIS_MMCAU_BASE 0xe0081000 /* Memory Mapped Cryptographic Acceleration Unit (MMCAU) */
|
||||
# define KINETIS_CACHECTL_BASE 0xe0082000 /* Cache Controller */
|
||||
# define KINETIS_ROMTAB_BASE 0xe00ff000 /* ROM Table - allows auto-detection of debug components */
|
||||
|
||||
#else
|
||||
/* The memory map for other parts is defined in other documents and may or may not
|
||||
* be the same as above (the family members are all very similar) This error just
|
||||
* means that you have to look at the document and determine for yourself if the
|
||||
* memory map is the same.
|
||||
*/
|
||||
|
||||
# error "No memory map for this K28 part"
|
||||
#endif
|
||||
|
||||
/************************************************************************************
|
||||
* Public Types
|
||||
************************************************************************************/
|
||||
|
||||
/************************************************************************************
|
||||
* Public Data
|
||||
************************************************************************************/
|
||||
|
||||
/************************************************************************************
|
||||
* Public Functions
|
||||
************************************************************************************/
|
||||
|
||||
#endif /* KINETIS_K28 */
|
||||
#endif /* __ARCH_ARM_SRC_KINETIS_CHIP_KINETIS_K28MEMORYMAP_H */
|
||||
180
arch/arm/src/kinetis/chip/kinetis_k28vectors.h
Normal file
180
arch/arm/src/kinetis/chip/kinetis_k28vectors.h
Normal file
@ -0,0 +1,180 @@
|
||||
/************************************************************************************
|
||||
* arch/arm/src/kinetis/chip/kinetis_k28vectors.h
|
||||
*
|
||||
* Copyright (C) 2018 Gregory Nutt. All rights reserved.
|
||||
* Authors: Gregory Nutt <gnutt@nuttx.org>
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
*
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in
|
||||
* the documentation and/or other materials provided with the
|
||||
* distribution.
|
||||
* 3. Neither the name NuttX nor the names of its contributors may be
|
||||
* used to endorse or promote products derived from this software
|
||||
* without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
||||
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
||||
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
||||
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
||||
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
||||
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
||||
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
* POSSIBILITY OF SUCH DAMAGE.
|
||||
*
|
||||
************************************************************************************/
|
||||
|
||||
/************************************************************************************
|
||||
* Pre-processor definitions
|
||||
************************************************************************************/
|
||||
/* This file is included by kinetis_vectors.S. It provides the macro VECTOR that
|
||||
* supplies ach K28 vector in terms of a (lower-case) ISR label and an
|
||||
* (upper-case) IRQ number as defined in arch/arm/include/kinetis/kinetis_k28irq.h.
|
||||
* kinetis_vectors.S will defined the VECTOR in different ways in order to generate
|
||||
* the interrupt vectors and handlers in their final form.
|
||||
*/
|
||||
|
||||
#if defined(CONFIG_ARCH_FAMILY_K28)
|
||||
|
||||
/* If the common ARMv7-M vector handling is used, then all it needs is the following
|
||||
* definition that provides the number of supported vectors.
|
||||
*/
|
||||
|
||||
# ifdef CONFIG_ARMV7M_CMNVECTOR
|
||||
|
||||
/* Reserve interrupt table entries for I/O interrupts. */
|
||||
|
||||
# define ARMV7M_PERIPHERAL_INTERRUPTS NR_INTERRUPTS
|
||||
|
||||
# else
|
||||
|
||||
VECTOR(kinetis_dmach0, KINETIS_IRQ_DMACH0 /* 0: DMA channel 0, 16 transfer complete */
|
||||
VECTOR(kinetis_dmach1, KINETIS_IRQ_DMACH1) /* 1: DMA channel 1, 17 transfer complete */
|
||||
VECTOR(kinetis_dmach2, KINETIS_IRQ_DMACH2) /* 2: DMA channel 2, 18 transfer complete */
|
||||
VECTOR(kinetis_dmach3, KINETIS_IRQ_DMACH3) /* 3: DMA channel 3, 19 transfer complete */
|
||||
VECTOR(kinetis_dmach4, KINETIS_IRQ_DMACH4) /* 4: DMA channel 4, 20 transfer complete */
|
||||
VECTOR(kinetis_dmach5, KINETIS_IRQ_DMACH5) /* 5: DMA channel 5, 21 transfer complete */
|
||||
VECTOR(kinetis_dmach6, KINETIS_IRQ_DMACH6) /* 6: DMA channel 6, 11 transfer complete */
|
||||
VECTOR(kinetis_dmach7, KINETIS_IRQ_DMACH7) /* 7: DMA channel 7, 23 transfer complete */
|
||||
VECTOR(kinetis_dmach8, KINETIS_IRQ_DMACH8) /* 8: DMA channel 8, 24 transfer complete */
|
||||
VECTOR(kinetis_dmach9, KINETIS_IRQ_DMACH9) /* 9: DMA channel 9, 25 transfer complete */
|
||||
|
||||
VECTOR(kinetis_dmach10, KINETIS_IRQ_DMACH10) /* 10: DMA channel 10, 26 transfer complete */
|
||||
VECTOR(kinetis_dmach11, KINETIS_IRQ_DMACH11) /* 11: DMA channel 11, 27 transfer complete */
|
||||
VECTOR(kinetis_dmach12, KINETIS_IRQ_DMACH12) /* 12: DMA channel 12, 28 transfer complete */
|
||||
VECTOR(kinetis_dmach13, KINETIS_IRQ_DMACH13) /* 13: DMA channel 13, 29 transfer complete */
|
||||
VECTOR(kinetis_dmach14, KINETIS_IRQ_DMACH14) /* 14: DMA channel 14, 30 transfer complete */
|
||||
VECTOR(kinetis_dmach15, KINETIS_IRQ_DMACH15) /* 15: DMA channel 15, 31 transfer complete */
|
||||
VECTOR(kinetis_dmaerr, KINETIS_IRQ_DMAERR) /* 16: DMA error interrupt channels 0-31 */
|
||||
VECTOR(kinetis_mcm, KINETIS_IRQ_MCM) /* 17: MCM or RDC interrupt */
|
||||
VECTOR(kinetis_rdc, KINETIS_IRQ_RDC) /* 17: MCM or RDC interrupt */
|
||||
VECTOR(kinetis_flashcc, KINETIS_IRQ_FLASHCC) /* 18: Flash memory command complete */
|
||||
VECTOR(kinetis_flashrc, KINETIS_IRQ_FLASHRC) /* 19: Flash memory read collision */
|
||||
|
||||
VECTOR(kinetis_smclvd, KINETIS_IRQ_SMCLVD) /* 20: Mode Controller low-voltage */
|
||||
VECTOR(kinetis_llwu, KINETIS_IRQ_LLWU) /* 21: LLWU Normal Low Leakage Wakeup */
|
||||
VECTOR(kinetis_wdog, KINETIS_IRQ_WDOG) /* 22: Watchdog or EWM */
|
||||
VECTOR(kinetis_rngb, KINETIS_IRQ_RNGB) /* 23: True random number generator (TRNG) */
|
||||
VECTOR(kinetis_i2c0, KINETIS_IRQ_I2C0) /* 24: I2C0 */
|
||||
VECTOR(kinetis_i2c1, KINETIS_IRQ_I2C1) /* 25: I2C1 */
|
||||
VECTOR(kinetis_spi0, KINETIS_IRQ_SPI0) /* 26: SPI0 all sources */
|
||||
VECTOR(kinetis_spi1, KINETIS_IRQ_SPI1) /* 27: SPI1 all sources */
|
||||
VECTOR(kinetis_i2s0, KINETIS_IRQ_I2S0) /* 28: 12S0 Transmit */
|
||||
VECTOR(kinetis_i2s1, KINETIS_IRQ_I2S1) /* 29: 12S0 Receive */
|
||||
|
||||
VECTOR(kinetis_lpuart0, KINETIS_IRQ_LPUART0) /* 30: LPUART0 Status and error */
|
||||
VECTOR(kinetis_lpuart1, KINETIS_IRQ_LPUART1) /* 31: LPUART1 Status and error */
|
||||
VECTOR(kinetis_lpuart2, KINETIS_IRQ_LPUART2) /* 32: LPUART2 Status and error */
|
||||
VECTOR(kinetis_lpuart3, KINETIS_IRQ_LPUART3) /* 33: LPUART3 Status and error */
|
||||
VECTOR(kinetis_lpuart4, KINETIS_IRQ_LPUART4) /* 34: LPUART4 Status and error */
|
||||
UNUSED(KINETIS_IRQ_RESVD35)
|
||||
UNUSED(KINETIS_IRQ_RESVD36)
|
||||
UNUSED(KINETIS_IRQ_RESVD37)
|
||||
UNUSED(KINETIS_IRQ_RESVD38)
|
||||
VECTOR(kinetis_adc0, KINETIS_IRQ_ADC0) /* 39: ADC0 */
|
||||
|
||||
VECTOR(kinetis_cmp0, KINETIS_IRQ_CMP0) /* 40: CMP0 */
|
||||
VECTOR(kinetis_cmp1, KINETIS_IRQ_CMP1) /* 41: CMP1 */
|
||||
VECTOR(kinetis_ftm0, KINETIS_IRQ_FTM0) /* 42: FTM0 all sources */
|
||||
VECTOR(kinetis_ftm1, KINETIS_IRQ_FTM1) /* 43: FTM1 all sources */
|
||||
VECTOR(kinetis_ftm2, KINETIS_IRQ_FTM2) /* 44: FTM2 all sources */
|
||||
VECTOR(kinetis_cmt, KINETIS_IRQ_CMT) /* 45: CMT */
|
||||
VECTOR(kinetis_rtc, KINETIS_IRQ_RTC) /* 46: RTC alarm interrupt */
|
||||
VECTOR(kinetis_rtcs, KINETIS_IRQ_RTCS) /* 47: RTC seconds interrupt */
|
||||
VECTOR(kinetis_pitch0, KINETIS_IRQ_PITCH0) /* 48: PIT channel 0 */
|
||||
VECTOR(kinetis_pitch1, KINETIS_IRQ_PITCH1) /* 49: PIT channel 1 */
|
||||
|
||||
VECTOR(kinetis_pitch2, KINETIS_IRQ_PITCH2) /* 50: PIT channel 2 */
|
||||
VECTOR(kinetis_pitch3, KINETIS_IRQ_PITCH3) /* 51: PIT channel 3 */
|
||||
VECTOR(kinetis_pdb, KINETIS_IRQ_PDB) /* 52: PDB */
|
||||
VECTOR(kinetis_usbotg, KINETIS_IRQ_USBOTG) /* 53: USB OTG */
|
||||
VECTOR(kinetis_usbcd, KINETIS_IRQ_USBCD) /* 54: USB charger detect */
|
||||
UNUSED(KINETIS_IRQ_RESVD55)
|
||||
VECTOR(kinetis_dac0, KINETIS_IRQ_DAC0) /* 56: DAC0 */
|
||||
VECTOR(kinetis_mcg, KINETIS_IRQ_MCG) /* 57: MCG */
|
||||
VECTOR(kinetis_lpt, KINETIS_IRQ_LPT) /* 58: Low power timer LPTMR0 and LPTMR1 */
|
||||
VECTOR(kinetis_porta, KINETIS_IRQ_PORTA) /* 59: Pin detect port A */
|
||||
|
||||
VECTOR(kinetis_portb, KINETIS_IRQ_PORTB) /* 60: Pin detect port B */
|
||||
VECTOR(kinetis_portc, KINETIS_IRQ_PORTC) /* 61: Pin detect port C */
|
||||
VECTOR(kinetis_portd, KINETIS_IRQ_PORTD) /* 62: Pin detect port D */
|
||||
VECTOR(kinetis_porte, KINETIS_IRQ_PORTE) /* 63: Pin detect port E */
|
||||
VECTOR(kinetis_swi, KINETIS_IRQ_SWI) /* 64: Software interrupt */
|
||||
VECTOR(kinetis_spi2, KINETIS_IRQ_SPI2) /* 65: SPI2 all sources */
|
||||
VECTOR(kinetis_spi3, KINETIS_IRQ_SPI3) /* 66: SPI3 all sources */
|
||||
UNUSED(KINETIS_IRQ_RESVD67)
|
||||
VECTOR(kinetis_i2s1tx, KINETIS_IRQ_I2S1TX) /* 68: I2S1 Transmit */
|
||||
VECTOR(kinetis_i2s1rx, KINETIS_IRQ_I2S1RX) /* 69: I2S1 Receive */
|
||||
|
||||
VECTOR(kinetis_flexio, KINETIS_IRQ_FLEXIO) /* 70: FlexIO */
|
||||
VECTOR(kinetis_ftm3, KINETIS_IRQ_FTM3) /* 71: FTM3 all sources */
|
||||
UNUSED(KINETIS_IRQ_RESVD72)
|
||||
UNUSED(KINETIS_IRQ_RESVD73)
|
||||
VECTOR(kinetis_i2c2, KINETIS_IRQ_I2C2) /* 74: I2C2 */
|
||||
UNUSED(KINETIS_IRQ_RESVD75)
|
||||
UNUSED(KINETIS_IRQ_RESVD76)
|
||||
UNUSED(KINETIS_IRQ_RESVD77)
|
||||
UNUSED(KINETIS_IRQ_RESVD78)
|
||||
UNUSED(KINETIS_IRQ_RESVD79)
|
||||
|
||||
UNUSED(KINETIS_IRQ_RESVD80)
|
||||
VECTOR(kinetis_sdhc, KINETIS_IRQ_SDHC) /* 81: SDHC */
|
||||
UNUSED(KINETIS_IRQ_RESVD82)
|
||||
UNUSED(KINETIS_IRQ_RESVD83)
|
||||
UNUSED(KINETIS_IRQ_RESVD84)
|
||||
UNUSED(KINETIS_IRQ_RESVD85)
|
||||
UNUSED(KINETIS_IRQ_RESVD86)
|
||||
UNUSED(KINETIS_IRQ_RESVD87)
|
||||
VECTOR(kinetis_tpm1, KINETIS_IRQ_TPM1) /* 88: TPM1 */
|
||||
VECTOR(kinetis_tpm2, KINETIS_IRQ_TPM2) /* 89: TPM2 */
|
||||
|
||||
VECTOR(kinetis_usbhsdcd, KINETIS_IRQ_USBHSDCD) /* 90: USBHS DCD or USBHS Phy modules */
|
||||
VECTOR(kinetis_i2c3, KINETIS_IRQ_I2C3) /* 91: I2C3 */
|
||||
UNUSED(KINETIS_IRQ_RESVD92)
|
||||
VECTOR(kinetis_usb1otg, KINETIS_IRQ_USB1OTG) /* 93: USB1 OTG*/
|
||||
UNUSED(KINETIS_IRQ_RESVD94)
|
||||
UNUSED(KINETIS_IRQ_RESVD95)
|
||||
UNUSED(KINETIS_IRQ_RESVD96)
|
||||
UNUSED(KINETIS_IRQ_RESVD97)
|
||||
UNUSED(KINETIS_IRQ_RESVD98)
|
||||
UNUSED(KINETIS_IRQ_RESVD99)
|
||||
|
||||
VECTOR(kinetis_qspi0, KINETIS_QSPI0) /* 100: QSPI0 all sources */
|
||||
UNUSED(KINETIS_IRQ_RESVD101)
|
||||
UNUSED(KINETIS_IRQ_RESVD102)
|
||||
UNUSED(KINETIS_IRQ_RESVD103)
|
||||
UNUSED(KINETIS_IRQ_RESVD104)
|
||||
UNUSED(KINETIS_IRQ_RESVD105)
|
||||
UNUSED(KINETIS_IRQ_RESVD106)
|
||||
|
||||
# endif /* CONFIG_ARMV7M_CMNVECTOR */
|
||||
#endif /* CONFIG_ARCH_FAMILY_K28 */
|
||||
@ -1,5 +1,5 @@
|
||||
/************************************************************************************
|
||||
* arch/arm/src/kinetis/chip/kinetis_k64vectors.h
|
||||
* arch/arm/src/kinetis/chip/kinetis_k66vectors.h
|
||||
*
|
||||
* Copyright (C) 2016 Gregory Nutt. All rights reserved.
|
||||
* Authors: Gregory Nutt <gnutt@nuttx.org>
|
||||
@ -38,13 +38,13 @@
|
||||
* Pre-processor definitions
|
||||
************************************************************************************/
|
||||
/* This file is included by kinetis_vectors.S. It provides the macro VECTOR that
|
||||
* supplies ach K64 vector in terms of a (lower-case) ISR label and an
|
||||
* (upper-case) IRQ number as defined in arch/arm/include/kinetis/kinetis_k64irq.h.
|
||||
* supplies ach K66 vector in terms of a (lower-case) ISR label and an
|
||||
* (upper-case) IRQ number as defined in arch/arm/include/kinetis/kinetis_k66irq.h.
|
||||
* kinetis_vectors.S will defined the VECTOR in different ways in order to generate
|
||||
* the interrupt vectors and handlers in their final form.
|
||||
*/
|
||||
|
||||
#if defined(CONFIG_ARCH_FAMILY_K64)
|
||||
#if defined(CONFIG_ARCH_FAMILY_K66)
|
||||
|
||||
/* If the common ARMv7-M vector handling is used, then all it needs is the following
|
||||
* definition that provides the number of supported vectors.
|
||||
@ -159,4 +159,4 @@ VECTOR(kinetis_can1rw, KINETIS_IRQ_CAN1RW) /* Vector 114: CAN1 Receive Warni
|
||||
VECTOR(kinetis_can1wu, KINETIS_IRQ_CAN1WU) /* Vector 115: CAN1 Wake UP */
|
||||
|
||||
# endif /* CONFIG_ARMV7M_CMNVECTOR */
|
||||
#endif /* CONFIG_ARCH_FAMILY_K64 */
|
||||
#endif /* CONFIG_ARCH_FAMILY_K66 */
|
||||
|
||||
@ -50,6 +50,8 @@
|
||||
|
||||
#if defined(KINETIS_K20)
|
||||
# include "chip/kinetis_k20memorymap.h"
|
||||
#elif defined(KINETIS_K28)
|
||||
# include "chip/kinetis_k28memorymap.h"
|
||||
#elif defined(KINETIS_K40)
|
||||
# include "chip/kinetis_k40memorymap.h"
|
||||
#elif defined(KINETIS_K60)
|
||||
|
||||
@ -167,6 +167,8 @@ _vectors:
|
||||
|
||||
#if defined(CONFIG_ARCH_FAMILY_K20)
|
||||
# include "chip/kinetis_k20vectors.h"
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K28)
|
||||
# include "chip/kinetis_k28vectors.h"
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K40)
|
||||
# include "chip/kinetis_k40vectors.h"
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K60)
|
||||
@ -176,7 +178,7 @@ _vectors:
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K66)
|
||||
# include "chip/kinetis_k66vectors.h"
|
||||
#else
|
||||
# error "No vectors for Kinetis K chip"
|
||||
# error "No vectors for Kinetis chip"
|
||||
#endif
|
||||
#endif /* CONFIG_KINETIS_NOEXT_VECTORS */
|
||||
.size _vectors, .-_vectors
|
||||
@ -209,6 +211,8 @@ handlers:
|
||||
|
||||
#if defined(CONFIG_ARCH_FAMILY_K20)
|
||||
# include "chip/kinetis_k20vectors.h"
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K28)
|
||||
# include "chip/kinetis_k28vectors.h"
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K40)
|
||||
# include "chip/kinetis_k40vectors.h"
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K60)
|
||||
@ -218,7 +222,7 @@ handlers:
|
||||
#elif defined(CONFIG_ARCH_FAMILY_K66)
|
||||
# include "chip/kinetis_k66vectors.h"
|
||||
#else
|
||||
# error "No vectors for Kinetis K chip"
|
||||
# error "No vectors for Kinetis chip"
|
||||
#endif
|
||||
|
||||
#endif /* CONFIG_KINETIS_NOEXT_VECTORS */
|
||||
|
||||
30
configs/freedom-k28f/README.txt
Normal file
30
configs/freedom-k28f/README.txt
Normal file
@ -0,0 +1,30 @@
|
||||
README
|
||||
======
|
||||
|
||||
This port is for the FRDM-K28F development board that features the MK28FN2M0VMI15 MCU. The features of the FRDM-K28F board are:
|
||||
|
||||
o Kinetis MK28FN2M0VMI15 MCU (ARM Cortex-M4 at150 MHz, 1 MB SRAM, 2 MB flash,
|
||||
HS and FS USB, 169 MAPBGA package).
|
||||
o Kinetis K20 MCU (K20DX128VFM5) based OpenSDA circuit.
|
||||
o Dual-role high-speed and full-speed USB interface with the micro-B USB
|
||||
connector via the high-speed switch.
|
||||
o One 256 Mbit (32 MB) on-board QuadSPI memory at 1.8 V.
|
||||
o One 128 Mbit (16 MB) on-board mobile SDRAM memory at 3.3 V.
|
||||
o Multiple independent voltage domains: VDD_CORE, VDD, VBAT, and VDDIO_E.
|
||||
o FlexIO socket which enables you to connect an optional TFT Proto 5"
|
||||
CAPACITIVE from MikroElektronika (5" display board with capacitive touch).
|
||||
o Easy access to the MCU input/output through Arduino R3-compatible I/O
|
||||
connectors to connect external add-on boards.
|
||||
o Flexible power supply option—OpenSDA v2.2 USB, Kinetis K28 USB, or an
|
||||
external source.
|
||||
o FXOS8700CQ—6-axis sensor with accelerometer and magnetometer.
|
||||
o RGB LED.
|
||||
o Two mechanical push-buttons for user input and one for the reset.
|
||||
o Programmable OpenSDA v2.2 debug circuit supporting the DAP-Link interface
|
||||
software which provides:
|
||||
|
||||
- Mass-Storage Device (MSD) flash programming interface.
|
||||
- CMSIS-DAP debug interface over a driverless USB HID connection providing
|
||||
run-control debugging and compatibility with the IDE tools.
|
||||
- Virtual serial port interface.
|
||||
- Open-source CMSIS-DAP software project.
|
||||
Loading…
Reference in New Issue
Block a user