Xiang Xiao
|
cc1595f232
|
arm/armv7-a: Add mmu_l1_map_regions() to remove the code duplication.
|
2019-03-19 11:30:37 -06:00 |
|
Xiang Xiao
|
64252a298f
|
arch/: Unify the cache interface for all architectures
|
2019-03-19 10:37:13 -06:00 |
|
Petro Karashchenko
|
dff605a5b8
|
arch/arm/src/armv7-a/arm_mmu.c: Fix end address calculation for mmu_invalidate_region() API
|
2019-01-06 07:38:04 -06:00 |
|
Gregory Nutt
|
07acd5327a
|
SMP: Clean CPU0 D-Cache before starting new CPU; Invalidate D-Cache when new CPU started.
|
2016-05-20 12:39:02 -06:00 |
|
Gregory Nutt
|
0ca999e119
|
Make some spacing comply better with coding standard
|
2015-10-06 16:23:32 -06:00 |
|
Gregory Nutt
|
699a54a022
|
Misc changed to get the SAMA5 ELF configuration with address environments working
|
2014-08-25 13:28:13 -06:00 |
|
Gregory Nutt
|
8907616478
|
Cortex-A/SAMA5 address environment support is code complete (untested)
|
2014-08-25 11:18:32 -06:00 |
|
Gregory Nutt
|
7372485e16
|
Updated comments and README
|
2014-04-02 09:03:29 -06:00 |
|
Gregory Nutt
|
77c2cf2aa8
|
Cosmetic changes to comments and README files
|
2013-12-16 13:48:20 -06:00 |
|
Gregory Nutt
|
98ffd096a0
|
SAMA5 LCDC: Correct how framebuffer memory was being mapped; Remove options to get framebuffer memory in various. Because of the mapping and aligment requirements, those options really cannot be supported
|
2013-10-13 13:08:05 -06:00 |
|
Gregory Nutt
|
b00d72a7f2
|
SAMA5: More MMU-related changes to properly initialize SDRAM
|
2013-08-02 11:11:57 -06:00 |
|