5cdd038df2
Squashed commit of the following:
arch/arm: Rename include/stm32f0l0 and src/stm32f0l0 to stm32f0l0g0.
Change all occurrences of lower-case stm32f0l0 to stm32f0l0g0.
Change all occurrences of upper-case STM32F0L0 to STM32F0L0G0.
262 lines
8.8 KiB
C
262 lines
8.8 KiB
C
/****************************************************************************
|
|
* configs/b-l072z-lrwan1/include/board.h
|
|
* include/arch/board/board.h
|
|
*
|
|
* Copyright (C) 2018 Gregory Nutt. All rights reserved.
|
|
* Author: Mateusz Szafoni <raiden00@railab.me>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
* used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#ifndef __CONFIG_B_L072Z_LRWAN1_INCLUDE_BOARD_H
|
|
#define __CONFIG_B_L072Z_LRWAN1_INCLUDE_BOARD_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
#ifndef __ASSEMBLY__
|
|
# include <stdint.h>
|
|
# include <stdbool.h>
|
|
#endif
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Definitions
|
|
****************************************************************************/
|
|
|
|
/* Clocking *****************************************************************/
|
|
|
|
/* HSI - Internal 16 MHz RC Oscillator
|
|
* LSI - 32 KHz RC
|
|
* HSE - 8 MHz from MCO output of ST-LINK (default OFF on board)
|
|
* LSE - 32.768 kHz
|
|
*/
|
|
|
|
#define STM32_BOARD_XTAL 8000000ul
|
|
|
|
#define STM32_HSI_FREQUENCY 16000000ul
|
|
#define STM32_LSI_FREQUENCY 32000 /* Between 30kHz and 60kHz */
|
|
#define STM32_HSE_FREQUENCY STM32_BOARD_XTAL
|
|
#define STM32_LSE_FREQUENCY 32768 /* X2 on board */
|
|
|
|
/* PLL source is HSI/1, PLL multipler is 4: PLL frequency is 16MHz (XTAL) x 4 = 64MHz */
|
|
|
|
#define STM32_CFGR_PLLSRC 0
|
|
#define STM32_CFGR_PLLXTPRE 0
|
|
#define STM32_CFGR_PLLMUL RCC_CFGR_PLLMUL_CLKx4
|
|
#define STM32_PLL_FREQUENCY (4*STM32_HSI_FREQUENCY)
|
|
|
|
/* Use the PLL and set the SYSCLK source to be the PLL/2 (32MHz) */
|
|
|
|
#define STM32_SYSCLK_SW RCC_CFGR_SW_PLL
|
|
#define STM32_SYSCLK_SWS RCC_CFGR_SWS_PLL
|
|
#define STM32_CFGR_PLLDIV RCC_CFGR_PLLDIV_2
|
|
#define STM32_SYSCLK_FREQUENCY STM32_PLL_FREQUENCY/2
|
|
|
|
/* AHB clock (HCLK) is SYSCLK (32MHz) */
|
|
|
|
#define STM32_RCC_CFGR_HPRE RCC_CFGR_HPRE_SYSCLK
|
|
#define STM32_HCLK_FREQUENCY STM32_SYSCLK_FREQUENCY
|
|
#define STM32_BOARD_HCLK STM32_HCLK_FREQUENCY
|
|
|
|
/* APB2 clock (PCLK2) is HCLK (32MHz) */
|
|
|
|
#define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLK
|
|
#define STM32_PCLK2_FREQUENCY STM32_HCLK_FREQUENCY
|
|
#define STM32_APB2_CLKIN (STM32_PCLK2_FREQUENCY)
|
|
|
|
/* APB1 clock (PCLK1) is HCLK/2 (16MHz) */
|
|
|
|
#define STM32_RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_HCLKd2
|
|
#define STM32_PCLK1_FREQUENCY (STM32_HCLK_FREQUENCY/2)
|
|
|
|
/* 48MHz clock configuration */
|
|
|
|
#if defined(CONFIG_STM32F0L0G0_USB) || defined(CONFIG_STM32F0L0G0_RNG)
|
|
# define STM32_USE_CLK48 1
|
|
# define STM32_CLK48_SEL RCC_CCIPR_CLK48SEL_HSI48
|
|
# define STM32_HSI48_SYNCSRC SYNCSRC_NONE
|
|
#endif
|
|
|
|
/* TODO: timers */
|
|
|
|
/* LED definitions **********************************************************/
|
|
/* The Nucleo LO73RZ board has three LEDs. Two of these are controlled by
|
|
* logic on the board and are not available for software control:
|
|
*
|
|
* LD1 COM: LD1 default status is red. LD1 turns to green to indicate that
|
|
* communications are in progress between the PC and the
|
|
* ST-LINK/V2-1.
|
|
* LD3 PWR: red LED indicates that the board is powered.
|
|
*
|
|
* And one can be controlled by software:
|
|
*
|
|
* User LD2: green LED is a user LED connected to the I/O PA5 of the
|
|
* STM32LO73RZ.
|
|
*
|
|
* If CONFIG_ARCH_LEDS is not defined, then the user can control the LED in
|
|
* any way. The following definition is used to access the LED.
|
|
*/
|
|
|
|
/* LED index values for use with board_userled() */
|
|
|
|
#define BOARD_LED1 0 /* User LD2 */
|
|
#define BOARD_NLEDS 1
|
|
|
|
/* LED bits for use with board_userled_all() */
|
|
|
|
#define BOARD_LED1_BIT (1 << BOARD_LED1)
|
|
|
|
/* If CONFIG_ARCH_LEDs is defined, then NuttX will control the LED on board
|
|
* the Nucleo LO73RZ. The following definitions describe how NuttX controls
|
|
* the LED:
|
|
*
|
|
* SYMBOL Meaning LED1 state
|
|
* ------------------ ----------------------- ----------
|
|
* LED_STARTED NuttX has been started OFF
|
|
* LED_HEAPALLOCATE Heap has been allocated OFF
|
|
* LED_IRQSENABLED Interrupts enabled OFF
|
|
* LED_STACKCREATED Idle stack created ON
|
|
* LED_INIRQ In an interrupt No change
|
|
* LED_SIGNAL In a signal handler No change
|
|
* LED_ASSERTION An assertion failed No change
|
|
* LED_PANIC The system has crashed Blinking
|
|
* LED_IDLE STM32 is is sleep mode Not used
|
|
*/
|
|
|
|
#define LED_STARTED 0
|
|
#define LED_HEAPALLOCATE 0
|
|
#define LED_IRQSENABLED 0
|
|
#define LED_STACKCREATED 1
|
|
#define LED_INIRQ 2
|
|
#define LED_SIGNAL 2
|
|
#define LED_ASSERTION 2
|
|
#define LED_PANIC 1
|
|
|
|
/* Button definitions *******************************************************/
|
|
/* The Nucleo LO73RZ supports two buttons; only one button is controllable
|
|
* by software:
|
|
*
|
|
* B1 USER: user button connected to the I/O PB2/PA0 of the STM32LO73RZ.
|
|
* B2 RESET: push button connected to NRST is used to RESET the
|
|
* STM32LO73RZ.
|
|
*/
|
|
|
|
#define BUTTON_USER 0
|
|
#define NUM_BUTTONS 1
|
|
|
|
#define BUTTON_USER_BIT (1 << BUTTON_USER)
|
|
|
|
/* Alternate function pin selections ****************************************/
|
|
|
|
/* CMWX1ZZABZ-091 module pinout and internal connections
|
|
*
|
|
* STM32L072CZ | Function
|
|
* ------------+-----------
|
|
* PC0 | SX1276_CE (NRESET)
|
|
* PA7 | SX1276_MOSI
|
|
* PA6 | SX1276_MISO
|
|
* PB3 | SX1276_SCK
|
|
* PA15 | SX1276_NSS
|
|
* PB4 | SX1276_DIO0
|
|
* PB1 | SX1276_DIO1
|
|
* PB0 | SX1276_DIO2
|
|
* PC13 | SX1276_DIO3
|
|
* PA5 | SX1276_DIO4 optional / LED5
|
|
* PA4 | SX1276_DIO5 optional
|
|
* PA1 | CRF1
|
|
* PC1 | CRF2
|
|
* PC2 | CRF3
|
|
* PA3 | STLINK Virtual COM RX
|
|
* PA2 | STLINK Virtual COM TX
|
|
* PA10 | USART1_RX
|
|
* PA9 | USART1_TX
|
|
* PB15 | SPI2_MOSI
|
|
* PB14 | SPI2_MISO
|
|
* PB13 | SPI2_SCK
|
|
* PB12 | SPI2_NSS
|
|
* PB5 | LPTIM1_INI / LED2
|
|
* PB6 | LPTIM1_ETR / LED3
|
|
* PB7 | LPTIM1_IN2 / LED4
|
|
* PB2 | LPTIM1_OUT / BUTTON
|
|
* PA0 | BUTTON (optional)
|
|
* PB9 | I2C1_SDA
|
|
* PB8 | I2C1_SCL
|
|
* PA12 | USB_DP optional / TCXO_VCC
|
|
* PA11 | USB_DM optional
|
|
*
|
|
*/
|
|
|
|
/* USART */
|
|
|
|
/* USART1 */
|
|
|
|
#define GPIO_USART1_RX GPIO_USART1_RX_1 /* PA10 */
|
|
#define GPIO_USART1_TX GPIO_USART1_TX_1 /* PA9 */
|
|
|
|
/* By default the USART2 is connected to STLINK Virtual COM Port:
|
|
* USART2_RX - PA3
|
|
* USART2_TX - PA2
|
|
*/
|
|
|
|
#define GPIO_USART2_RX GPIO_USART2_RX_1 /* PA3 */
|
|
#define GPIO_USART2_TX GPIO_USART2_TX_1 /* PA2 */
|
|
|
|
/* SPI */
|
|
|
|
/* SPI1 is connected to SX1276 radio */
|
|
|
|
#define GPIO_SPI1_MOSI GPIO_SPI1_MOSI_2 /* PA7 */
|
|
#define GPIO_SPI1_MISO GPIO_SPI1_MISO_2 /* PA6 */
|
|
#define GPIO_SPI1_SCK GPIO_SPI1_SCK_2 /* PB3 */
|
|
#define GPIO_SPI1_NSS GPIO_SPI1_NSS_1 /* PA15 */
|
|
|
|
/* SPI2 */
|
|
|
|
#define GPIO_SPI2_MOSI GPIO_SPI2_MOSI_1 /* PB15 */
|
|
#define GPIO_SPI2_MISO GPIO_SPI2_MISO_1 /* PB14 */
|
|
#define GPIO_SPI2_SCK GPIO_SPI2_SCK_3 /* PB13 */
|
|
#define GPIO_SPI2_NSS GPIO_SPI2_NSS_1 /* PB12 */
|
|
|
|
/* I2C */
|
|
|
|
/* I2C1 */
|
|
|
|
#define GPIO_I2C1_SDA GPIO_I2C1_SDA_2 /* PB9 */
|
|
#define GPIO_I2C1_SCL GPIO_I2C1_SCL_2 /* PB8 */
|
|
|
|
/* DMA channels *************************************************************/
|
|
/* ADC */
|
|
|
|
#define ADC1_DMA_CHAN DMACHAN_ADC1_1 /* DMA1_CH1 */
|
|
|
|
#endif /* __CONFIG_NUCLEO_LO73RZ_INCLUDE_BOARD_H */
|