| .. |
|
xtensa_assert.c
|
Xtensa: Add assertion logic
|
2016-10-18 12:42:57 -06:00 |
|
xtensa_attr.h
|
Xtensa: Add initial CPU0 start-up logic
|
2016-10-17 08:15:36 -06:00 |
|
xtensa_context.S
|
Add vectors for interrupt levels 2-6
|
2016-10-19 13:58:51 -06:00 |
|
xtensa_copystate.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_corebits.h
|
Xtensa: Fix register usage in up_strackframe
|
2016-10-16 09:26:33 -06:00 |
|
xtensa_createstack.c
|
Add xtensa_testset.c
|
2016-10-19 09:58:12 -06:00 |
|
xtensa_dumpstate.c
|
Xtensa: Add assertion logic
|
2016-10-18 12:42:57 -06:00 |
|
xtensa_etherstub.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_exit.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_idle.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_initialize.c
|
ESP32: Add more missing infrastructure
|
2016-10-18 13:18:59 -06:00 |
|
xtensa_initialstate.c
|
Xtensa: Add initial CPU0 start-up logic
|
2016-10-17 08:15:36 -06:00 |
|
xtensa_interruptcontext.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_irq.S
|
XTENSA: Hook xtensa_irq.S into build
|
2016-10-15 11:46:21 -06:00 |
|
xtensa_lowputs.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_macros.h
|
Xtensa/ESP32: Move some ESP32-specific macros from xtensa_macros.h to chip_macros.h
|
2016-10-19 11:28:42 -06:00 |
|
xtensa_mdelay.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_modifyreg8.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_modifyreg16.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_modifyreg32.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_puts.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_releasestack.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_specregs.h
|
|
|
|
xtensa_stackframe.c
|
Xtensa: Fix register usage in up_strackframe
|
2016-10-16 09:26:33 -06:00 |
|
xtensa_testset.c
|
Add xtensa_testset.c
|
2016-10-19 09:58:12 -06:00 |
|
xtensa_udelay.c
|
Xtensa: Keep task state in TCB (unless you want to redesign signal handling). Lots of cosmetic clean-up.
|
2016-10-16 07:57:16 -06:00 |
|
xtensa_usestack.c
|
Add xtensa_testset.c
|
2016-10-19 09:58:12 -06:00 |
|
xtensa_vectors.S
|
Add vectors for interrupt levels 2-6
|
2016-10-19 13:58:51 -06:00 |
|
xtensa.h
|
ESP32: Add more missing infrastructure
|
2016-10-18 13:18:59 -06:00 |
