2018-12-19 19:36:35 +01:00
|
|
|
/****************************************************************************
|
2019-08-19 17:16:08 +02:00
|
|
|
* boards/arm/stm32f0l0g0/b-l072z-lrwan1/include/board.h
|
2018-12-19 19:36:35 +01:00
|
|
|
*
|
2020-10-10 14:44:33 +02:00
|
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
|
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
|
|
|
* this work for additional information regarding copyright ownership. The
|
|
|
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
|
|
|
* "License"); you may not use this file except in compliance with the
|
|
|
|
|
* License. You may obtain a copy of the License at
|
2018-12-19 19:36:35 +01:00
|
|
|
*
|
2020-10-10 14:44:33 +02:00
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
2018-12-19 19:36:35 +01:00
|
|
|
*
|
2020-10-10 14:44:33 +02:00
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
|
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
|
|
|
* License for the specific language governing permissions and limitations
|
|
|
|
|
* under the License.
|
2018-12-19 19:36:35 +01:00
|
|
|
*
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
#ifndef __BOARDS_ARM_STM32F0L0G0_B_L072Z_LRWAN1_INCLUDE_BOARD_H
|
|
|
|
|
#define __BOARDS_ARM_STM32F0L0G0_B_L072Z_LRWAN1_INCLUDE_BOARD_H
|
2018-12-19 19:36:35 +01:00
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
|
* Included Files
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
# include <stdint.h>
|
|
|
|
|
# include <stdbool.h>
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
|
* Pre-processor Definitions
|
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
|
|
/* Clocking *****************************************************************/
|
|
|
|
|
|
2019-02-16 21:53:16 +01:00
|
|
|
/* HSI - Internal 16 MHz RC Oscillator
|
2018-12-19 19:36:35 +01:00
|
|
|
* LSI - 32 KHz RC
|
2019-02-16 21:53:16 +01:00
|
|
|
* HSE - 8 MHz from MCO output of ST-LINK (default OFF on board)
|
2018-12-19 19:36:35 +01:00
|
|
|
* LSE - 32.768 kHz
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define STM32_BOARD_XTAL 8000000ul
|
|
|
|
|
|
2019-02-16 21:53:16 +01:00
|
|
|
#define STM32_HSI_FREQUENCY 16000000ul
|
2018-12-19 19:36:35 +01:00
|
|
|
#define STM32_LSI_FREQUENCY 32000 /* Between 30kHz and 60kHz */
|
|
|
|
|
#define STM32_HSE_FREQUENCY STM32_BOARD_XTAL
|
|
|
|
|
#define STM32_LSE_FREQUENCY 32768 /* X2 on board */
|
|
|
|
|
|
2020-10-10 15:43:46 +02:00
|
|
|
/* PLL source is HSI/1, PLL multipler is 4:
|
|
|
|
|
* PLL frequency is 16MHz (XTAL) x 4 = 64MHz
|
|
|
|
|
*/
|
2018-12-19 19:36:35 +01:00
|
|
|
|
2019-02-16 21:53:16 +01:00
|
|
|
#define STM32_CFGR_PLLSRC 0
|
2018-12-19 19:36:35 +01:00
|
|
|
#define STM32_CFGR_PLLXTPRE 0
|
2019-02-16 21:53:16 +01:00
|
|
|
#define STM32_CFGR_PLLMUL RCC_CFGR_PLLMUL_CLKx4
|
|
|
|
|
#define STM32_PLL_FREQUENCY (4*STM32_HSI_FREQUENCY)
|
2018-12-19 19:36:35 +01:00
|
|
|
|
|
|
|
|
/* Use the PLL and set the SYSCLK source to be the PLL/2 (32MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_SYSCLK_SW RCC_CFGR_SW_PLL
|
|
|
|
|
#define STM32_SYSCLK_SWS RCC_CFGR_SWS_PLL
|
|
|
|
|
#define STM32_CFGR_PLLDIV RCC_CFGR_PLLDIV_2
|
|
|
|
|
#define STM32_SYSCLK_FREQUENCY STM32_PLL_FREQUENCY/2
|
|
|
|
|
|
|
|
|
|
/* AHB clock (HCLK) is SYSCLK (32MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_HPRE RCC_CFGR_HPRE_SYSCLK
|
|
|
|
|
#define STM32_HCLK_FREQUENCY STM32_SYSCLK_FREQUENCY
|
|
|
|
|
|
|
|
|
|
/* APB2 clock (PCLK2) is HCLK (32MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLK
|
|
|
|
|
#define STM32_PCLK2_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define STM32_APB2_CLKIN (STM32_PCLK2_FREQUENCY)
|
|
|
|
|
|
|
|
|
|
/* APB1 clock (PCLK1) is HCLK/2 (16MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_HCLKd2
|
|
|
|
|
#define STM32_PCLK1_FREQUENCY (STM32_HCLK_FREQUENCY/2)
|
|
|
|
|
|
2019-05-17 20:46:30 +02:00
|
|
|
/* 48MHz clock configuration */
|
|
|
|
|
|
2019-05-27 16:16:24 +02:00
|
|
|
#if defined(CONFIG_STM32F0L0G0_USB) || defined(CONFIG_STM32F0L0G0_RNG)
|
2019-05-17 20:46:30 +02:00
|
|
|
# define STM32_USE_CLK48 1
|
|
|
|
|
# define STM32_CLK48_SEL RCC_CCIPR_CLK48SEL_HSI48
|
|
|
|
|
# define STM32_HSI48_SYNCSRC SYNCSRC_NONE
|
|
|
|
|
#endif
|
|
|
|
|
|
2018-12-19 19:36:35 +01:00
|
|
|
/* TODO: timers */
|
|
|
|
|
|
|
|
|
|
/* LED definitions **********************************************************/
|
2019-08-19 17:16:08 +02:00
|
|
|
|
2018-12-19 19:36:35 +01:00
|
|
|
/* The Nucleo LO73RZ board has three LEDs. Two of these are controlled by
|
|
|
|
|
* logic on the board and are not available for software control:
|
|
|
|
|
*
|
|
|
|
|
* LD1 COM: LD1 default status is red. LD1 turns to green to indicate that
|
|
|
|
|
* communications are in progress between the PC and the
|
|
|
|
|
* ST-LINK/V2-1.
|
|
|
|
|
* LD3 PWR: red LED indicates that the board is powered.
|
|
|
|
|
*
|
|
|
|
|
* And one can be controlled by software:
|
|
|
|
|
*
|
|
|
|
|
* User LD2: green LED is a user LED connected to the I/O PA5 of the
|
|
|
|
|
* STM32LO73RZ.
|
|
|
|
|
*
|
|
|
|
|
* If CONFIG_ARCH_LEDS is not defined, then the user can control the LED in
|
|
|
|
|
* any way. The following definition is used to access the LED.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* LED index values for use with board_userled() */
|
|
|
|
|
|
|
|
|
|
#define BOARD_LED1 0 /* User LD2 */
|
|
|
|
|
#define BOARD_NLEDS 1
|
|
|
|
|
|
|
|
|
|
/* LED bits for use with board_userled_all() */
|
|
|
|
|
|
|
|
|
|
#define BOARD_LED1_BIT (1 << BOARD_LED1)
|
|
|
|
|
|
|
|
|
|
/* If CONFIG_ARCH_LEDs is defined, then NuttX will control the LED on board
|
|
|
|
|
* the Nucleo LO73RZ. The following definitions describe how NuttX controls
|
|
|
|
|
* the LED:
|
|
|
|
|
*
|
|
|
|
|
* SYMBOL Meaning LED1 state
|
|
|
|
|
* ------------------ ----------------------- ----------
|
|
|
|
|
* LED_STARTED NuttX has been started OFF
|
|
|
|
|
* LED_HEAPALLOCATE Heap has been allocated OFF
|
|
|
|
|
* LED_IRQSENABLED Interrupts enabled OFF
|
|
|
|
|
* LED_STACKCREATED Idle stack created ON
|
|
|
|
|
* LED_INIRQ In an interrupt No change
|
|
|
|
|
* LED_SIGNAL In a signal handler No change
|
|
|
|
|
* LED_ASSERTION An assertion failed No change
|
|
|
|
|
* LED_PANIC The system has crashed Blinking
|
|
|
|
|
* LED_IDLE STM32 is is sleep mode Not used
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define LED_STARTED 0
|
|
|
|
|
#define LED_HEAPALLOCATE 0
|
|
|
|
|
#define LED_IRQSENABLED 0
|
|
|
|
|
#define LED_STACKCREATED 1
|
|
|
|
|
#define LED_INIRQ 2
|
|
|
|
|
#define LED_SIGNAL 2
|
|
|
|
|
#define LED_ASSERTION 2
|
|
|
|
|
#define LED_PANIC 1
|
|
|
|
|
|
|
|
|
|
/* Button definitions *******************************************************/
|
2019-08-19 17:16:08 +02:00
|
|
|
|
2018-12-19 19:36:35 +01:00
|
|
|
/* The Nucleo LO73RZ supports two buttons; only one button is controllable
|
|
|
|
|
* by software:
|
|
|
|
|
*
|
2019-01-09 21:38:00 +01:00
|
|
|
* B1 USER: user button connected to the I/O PB2/PA0 of the STM32LO73RZ.
|
2018-12-19 19:36:35 +01:00
|
|
|
* B2 RESET: push button connected to NRST is used to RESET the
|
|
|
|
|
* STM32LO73RZ.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define BUTTON_USER 0
|
|
|
|
|
#define NUM_BUTTONS 1
|
|
|
|
|
|
|
|
|
|
#define BUTTON_USER_BIT (1 << BUTTON_USER)
|
|
|
|
|
|
|
|
|
|
/* Alternate function pin selections ****************************************/
|
|
|
|
|
|
2019-01-09 21:38:00 +01:00
|
|
|
/* CMWX1ZZABZ-091 module pinout and internal connections
|
|
|
|
|
*
|
|
|
|
|
* STM32L072CZ | Function
|
|
|
|
|
* ------------+-----------
|
|
|
|
|
* PC0 | SX1276_CE (NRESET)
|
|
|
|
|
* PA7 | SX1276_MOSI
|
|
|
|
|
* PA6 | SX1276_MISO
|
|
|
|
|
* PB3 | SX1276_SCK
|
|
|
|
|
* PA15 | SX1276_NSS
|
2019-01-20 14:03:11 +01:00
|
|
|
* PB4 | SX1276_DIO0
|
|
|
|
|
* PB1 | SX1276_DIO1
|
|
|
|
|
* PB0 | SX1276_DIO2
|
|
|
|
|
* PC13 | SX1276_DIO3
|
|
|
|
|
* PA5 | SX1276_DIO4 optional / LED5
|
2019-01-09 21:38:00 +01:00
|
|
|
* PA4 | SX1276_DIO5 optional
|
2019-01-20 14:03:11 +01:00
|
|
|
* PA1 | CRF1
|
|
|
|
|
* PC1 | CRF2
|
|
|
|
|
* PC2 | CRF3
|
2019-01-09 21:38:00 +01:00
|
|
|
* PA3 | STLINK Virtual COM RX
|
|
|
|
|
* PA2 | STLINK Virtual COM TX
|
|
|
|
|
* PA10 | USART1_RX
|
|
|
|
|
* PA9 | USART1_TX
|
|
|
|
|
* PB15 | SPI2_MOSI
|
|
|
|
|
* PB14 | SPI2_MISO
|
|
|
|
|
* PB13 | SPI2_SCK
|
|
|
|
|
* PB12 | SPI2_NSS
|
2019-01-20 14:03:11 +01:00
|
|
|
* PB5 | LPTIM1_INI / LED2
|
|
|
|
|
* PB6 | LPTIM1_ETR / LED3
|
|
|
|
|
* PB7 | LPTIM1_IN2 / LED4
|
2019-01-09 21:38:00 +01:00
|
|
|
* PB2 | LPTIM1_OUT / BUTTON
|
|
|
|
|
* PA0 | BUTTON (optional)
|
|
|
|
|
* PB9 | I2C1_SDA
|
|
|
|
|
* PB8 | I2C1_SCL
|
|
|
|
|
* PA12 | USB_DP optional / TCXO_VCC
|
|
|
|
|
* PA11 | USB_DM optional
|
|
|
|
|
*
|
|
|
|
|
*/
|
2018-12-19 19:36:35 +01:00
|
|
|
|
2023-05-24 10:33:01 +02:00
|
|
|
/* ADC */
|
|
|
|
|
|
|
|
|
|
#define GPIO_ADC1_IN0 (GPIO_ADC1_IN0_0) /* PA0 */
|
|
|
|
|
#define GPIO_ADC1_IN1 (GPIO_ADC1_IN1_0) /* PA1 */
|
|
|
|
|
#define GPIO_ADC1_IN2 (GPIO_ADC1_IN2_0) /* PA2 */
|
|
|
|
|
#define GPIO_ADC1_IN3 (GPIO_ADC1_IN3_0) /* PA3 */
|
|
|
|
|
#define GPIO_ADC1_IN4 (GPIO_ADC1_IN4_0) /* PA4 */
|
|
|
|
|
#define GPIO_ADC1_IN5 (GPIO_ADC1_IN5_0) /* PA5 */
|
|
|
|
|
#define GPIO_ADC1_IN6 (GPIO_ADC1_IN6_0) /* PA6 */
|
|
|
|
|
#define GPIO_ADC1_IN7 (GPIO_ADC1_IN7_0) /* PA7 */
|
|
|
|
|
#define GPIO_ADC1_IN8 (GPIO_ADC1_IN8_0) /* PB0 */
|
|
|
|
|
#define GPIO_ADC1_IN9 (GPIO_ADC1_IN9_0) /* PB1 */
|
|
|
|
|
#define GPIO_ADC1_IN10 (GPIO_ADC1_IN10_0) /* PC0 */
|
|
|
|
|
#define GPIO_ADC1_IN11 (GPIO_ADC1_IN11_0) /* PC1 */
|
|
|
|
|
#define GPIO_ADC1_IN12 (GPIO_ADC1_IN12_0) /* PC2 */
|
|
|
|
|
#define GPIO_ADC1_IN13 (GPIO_ADC1_IN13_0) /* PC3 */
|
|
|
|
|
#define GPIO_ADC1_IN14 (GPIO_ADC1_IN14_0) /* PC4 */
|
|
|
|
|
#define GPIO_ADC1_IN15 (GPIO_ADC1_IN15_0) /* PC5 */
|
|
|
|
|
|
2019-01-09 21:38:00 +01:00
|
|
|
/* USART */
|
2018-12-19 19:36:35 +01:00
|
|
|
|
2019-01-09 21:38:00 +01:00
|
|
|
/* USART1 */
|
2018-12-19 19:36:35 +01:00
|
|
|
|
2023-05-24 10:33:01 +02:00
|
|
|
#define GPIO_USART1_RX (GPIO_USART1_RX_1|GPIO_SPEED_HIGH) /* PA10 */
|
|
|
|
|
#define GPIO_USART1_TX (GPIO_USART1_TX_1|GPIO_SPEED_HIGH) /* PA9 */
|
2018-12-19 19:36:35 +01:00
|
|
|
|
|
|
|
|
/* By default the USART2 is connected to STLINK Virtual COM Port:
|
|
|
|
|
* USART2_RX - PA3
|
|
|
|
|
* USART2_TX - PA2
|
|
|
|
|
*/
|
|
|
|
|
|
2023-05-24 10:33:01 +02:00
|
|
|
#define GPIO_USART2_RX (GPIO_USART2_RX_1|GPIO_SPEED_HIGH) /* PA3 */
|
|
|
|
|
#define GPIO_USART2_TX (GPIO_USART2_TX_1|GPIO_SPEED_HIGH) /* PA2 */
|
2018-12-19 19:36:35 +01:00
|
|
|
|
2019-01-09 21:38:00 +01:00
|
|
|
/* SPI */
|
|
|
|
|
|
|
|
|
|
/* SPI1 is connected to SX1276 radio */
|
|
|
|
|
|
2023-05-24 10:33:01 +02:00
|
|
|
#define GPIO_SPI1_MOSI (GPIO_SPI1_MOSI_2|GPIO_SPEED_MEDIUM) /* PA7 */
|
|
|
|
|
#define GPIO_SPI1_MISO (GPIO_SPI1_MISO_2|GPIO_SPEED_MEDIUM) /* PA6 */
|
|
|
|
|
#define GPIO_SPI1_SCK (GPIO_SPI1_SCK_2|GPIO_SPEED_MEDIUM) /* PB3 */
|
|
|
|
|
#define GPIO_SPI1_NSS (GPIO_SPI1_NSS_1|GPIO_SPEED_MEDIUM) /* PA15 */
|
2019-01-09 21:38:00 +01:00
|
|
|
|
|
|
|
|
/* SPI2 */
|
|
|
|
|
|
2023-05-24 10:33:01 +02:00
|
|
|
#define GPIO_SPI2_MOSI (GPIO_SPI2_MOSI_1|GPIO_SPEED_MEDIUM) /* PB15 */
|
|
|
|
|
#define GPIO_SPI2_MISO (GPIO_SPI2_MISO_1|GPIO_SPEED_MEDIUM) /* PB14 */
|
|
|
|
|
#define GPIO_SPI2_SCK (GPIO_SPI2_SCK_3|GPIO_SPEED_MEDIUM) /* PB13 */
|
|
|
|
|
#define GPIO_SPI2_NSS (GPIO_SPI2_NSS_1|GPIO_SPEED_MEDIUM) /* PB12 */
|
2019-01-09 21:38:00 +01:00
|
|
|
|
|
|
|
|
/* I2C */
|
|
|
|
|
|
|
|
|
|
/* I2C1 */
|
|
|
|
|
|
2023-05-24 10:33:01 +02:00
|
|
|
#define GPIO_I2C1_SDA (GPIO_I2C1_SDA_2|GPIO_SPEED_LOW) /* PB9 */
|
|
|
|
|
#define GPIO_I2C1_SCL (GPIO_I2C1_SCL_2|GPIO_SPEED_LOW) /* PB8 */
|
2018-12-19 19:36:35 +01:00
|
|
|
|
|
|
|
|
/* DMA channels *************************************************************/
|
2019-08-19 17:16:08 +02:00
|
|
|
|
2018-12-19 19:36:35 +01:00
|
|
|
/* ADC */
|
|
|
|
|
|
2019-05-09 15:02:53 +02:00
|
|
|
#define ADC1_DMA_CHAN DMACHAN_ADC1_1 /* DMA1_CH1 */
|
2018-12-19 19:36:35 +01:00
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
#endif /* __BOARDS_ARM_STM32F0L0G0_B_L072Z_LRWAN1_INCLUDE_BOARD_H */
|
