2017-03-14 20:04:09 +01:00
|
|
|
/************************************************************************************
|
|
|
|
* arch/arm/include/xmc4/chip.h
|
|
|
|
*
|
|
|
|
* Copyright (C) 2017 Gregory Nutt. All rights reserved.
|
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
2017-03-19 19:48:37 +01:00
|
|
|
#ifndef __ARCH_ARM_INCLUDE_XMC4_CHIP_H
|
|
|
|
#define __ARCH_ARM_INCLUDE_XMC4_CHIP_H
|
2017-03-14 20:04:09 +01:00
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Included Files
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Pre-processor Definitions
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
/* Get customizations for each supported chip */
|
|
|
|
|
2017-03-16 18:30:02 +01:00
|
|
|
#if defined(CONFIG_ARCH_CHIP_XMC4500)
|
2017-03-19 19:48:37 +01:00
|
|
|
# define XMC4_NUSIC 3 /* Three USIC modules: USCI0-2 */
|
2017-03-20 23:31:35 +01:00
|
|
|
# undef XMC4_SCU_GATING /* No clock gating registers */
|
2017-03-21 01:10:23 +01:00
|
|
|
# define XMC4_NECAT 0 /* No EtherCAT support */
|
2017-03-20 23:31:35 +01:00
|
|
|
#elif defined(CONFIG_ARCH_CHIP_XMC4700)
|
|
|
|
# define XMC4_NUSIC 3 /* Three USIC modules: USCI0-2 */
|
|
|
|
# define XMC4_SCU_GATING 1 /* Has clock gating registers */
|
2017-03-21 01:10:23 +01:00
|
|
|
# define XMC4_NECAT 0 /* No EtherCAT support */
|
2017-03-22 19:04:32 +01:00
|
|
|
#elif defined(CONFIG_ARCH_CHIP_XMC4800)
|
2017-03-21 00:08:09 +01:00
|
|
|
# define XMC4_NUSIC 3 /* Three USIC modules: USCI0-2 */
|
|
|
|
# define XMC4_SCU_GATING 1 /* Has clock gating registers */
|
2017-03-21 01:10:23 +01:00
|
|
|
# define XMC4_NECAT 1 /* One EtherCAT module */
|
2017-03-14 20:04:09 +01:00
|
|
|
#else
|
2017-03-16 18:30:02 +01:00
|
|
|
# error "Unsupported XMC4xxx chip"
|
2017-03-14 20:04:09 +01:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/* NVIC priority levels *************************************************************/
|
2017-03-21 01:10:23 +01:00
|
|
|
/* Each priority field holds a priority value. The lower the value, the greater the
|
|
|
|
* priority of the corresponding interrupt. The XMC4500 implements only bits[7:2]
|
|
|
|
* of this field, bits[1:0] read as zero and ignore writes.
|
2017-03-14 20:04:09 +01:00
|
|
|
*/
|
|
|
|
|
|
|
|
#define NVIC_SYSH_PRIORITY_MIN 0xfc /* All bits[7:2] set is minimum priority */
|
|
|
|
#define NVIC_SYSH_PRIORITY_DEFAULT 0x80 /* Midpoint is the default */
|
|
|
|
#define NVIC_SYSH_PRIORITY_MAX 0x00 /* Zero is maximum priority */
|
|
|
|
#define NVIC_SYSH_PRIORITY_STEP 0x04 /* Steps between supported priority values */
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Public Types
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Public Data
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Public Functions
|
|
|
|
************************************************************************************/
|
|
|
|
|
2017-03-19 19:48:37 +01:00
|
|
|
#endif /* __ARCH_ARM_INCLUDE_XMC4_CHIP_H */
|