2015-10-03 15:28:30 +02:00
|
|
|
/****************************************************************************
|
2021-03-08 22:39:04 +01:00
|
|
|
* arch/arm/include/efm32/efm32tg_irq.h
|
2014-10-17 18:34:39 +02:00
|
|
|
*
|
2021-03-31 14:00:42 +02:00
|
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
|
|
* this work for additional information regarding copyright ownership. The
|
|
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
|
|
* "License"); you may not use this file except in compliance with the
|
|
|
|
* License. You may obtain a copy of the License at
|
2014-10-17 18:34:39 +02:00
|
|
|
*
|
2021-03-31 14:00:42 +02:00
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
2014-10-17 18:34:39 +02:00
|
|
|
*
|
2021-03-31 14:00:42 +02:00
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
|
|
* License for the specific language governing permissions and limitations
|
|
|
|
* under the License.
|
2014-10-17 18:34:39 +02:00
|
|
|
*
|
2015-10-03 15:28:30 +02:00
|
|
|
****************************************************************************/
|
2014-10-17 18:34:39 +02:00
|
|
|
|
2020-04-05 23:00:04 +02:00
|
|
|
/* This file should never be included directly but, rather, only indirectly
|
2014-10-17 18:34:39 +02:00
|
|
|
* through nuttx/irq.h
|
|
|
|
*/
|
|
|
|
|
2022-01-15 03:44:35 +01:00
|
|
|
#ifndef __ARCH_ARM_INCLUDE_EFM32_EFM32TG_IRQ_H
|
|
|
|
#define __ARCH_ARM_INCLUDE_EFM32_EFM32TG_IRQ_H
|
2014-10-17 18:34:39 +02:00
|
|
|
|
2015-10-03 15:28:30 +02:00
|
|
|
/****************************************************************************
|
2014-10-17 18:34:39 +02:00
|
|
|
* Included Files
|
2015-10-03 15:28:30 +02:00
|
|
|
****************************************************************************/
|
2014-10-17 18:34:39 +02:00
|
|
|
|
2015-10-03 15:28:30 +02:00
|
|
|
/****************************************************************************
|
2021-03-21 11:37:01 +01:00
|
|
|
* Pre-processor Prototypes
|
2015-10-03 15:28:30 +02:00
|
|
|
****************************************************************************/
|
2014-10-17 18:34:39 +02:00
|
|
|
|
|
|
|
/* IRQ numbers. The IRQ number corresponds vector number and hence map
|
|
|
|
* directly to bits in the NVIC. This does, however, waste several words of
|
|
|
|
* memory in the IRQ to handle mapping tables.
|
|
|
|
*
|
|
|
|
* Processor Exceptions (vectors 0-15). These common definitions can be
|
|
|
|
* found in nuttx/arch/arm/include/efm32/irq.h
|
|
|
|
*
|
|
|
|
* External interrupts (vectors >= 16)
|
|
|
|
*/
|
|
|
|
|
2018-06-19 21:37:00 +02:00
|
|
|
#define EFM32_IRQ_DMA (EFM32_IRQ_INTERRUPTS + 0)
|
|
|
|
#define EFM32_IRQ_GPIO_EVEN (EFM32_IRQ_INTERRUPTS + 1)
|
|
|
|
#define EFM32_IRQ_TIMER0 (EFM32_IRQ_INTERRUPTS + 2)
|
|
|
|
#define EFM32_IRQ_USART0_RX (EFM32_IRQ_INTERRUPTS + 3)
|
|
|
|
#define EFM32_IRQ_USART0_TX (EFM32_IRQ_INTERRUPTS + 4)
|
|
|
|
#define EFM32_IRQ_ACMP (EFM32_IRQ_INTERRUPTS + 5)
|
|
|
|
#define EFM32_IRQ_ADC0 (EFM32_IRQ_INTERRUPTS + 6)
|
|
|
|
#define EFM32_IRQ_DAC0 (EFM32_IRQ_INTERRUPTS + 7)
|
|
|
|
#define EFM32_IRQ_I2C0 (EFM32_IRQ_INTERRUPTS + 8)
|
|
|
|
#define EFM32_IRQ_GPIO_ODD (EFM32_IRQ_INTERRUPTS + 9)
|
|
|
|
#define EFM32_IRQ_TIMER1 (EFM32_IRQ_INTERRUPTS + 10)
|
|
|
|
#define EFM32_IRQ_USART1_RX (EFM32_IRQ_INTERRUPTS + 11)
|
|
|
|
#define EFM32_IRQ_USART1_TX (EFM32_IRQ_INTERRUPTS + 12)
|
|
|
|
#define EFM32_IRQ_LESENSE (EFM32_IRQ_INTERRUPTS + 13)
|
|
|
|
#define EFM32_IRQ_LEUART0 (EFM32_IRQ_INTERRUPTS + 14)
|
|
|
|
#define EFM32_IRQ_LETIMER0 (EFM32_IRQ_INTERRUPTS + 15)
|
|
|
|
#define EFM32_IRQ_PCNT0 (EFM32_IRQ_INTERRUPTS + 16)
|
|
|
|
#define EFM32_IRQ_RTC (EFM32_IRQ_INTERRUPTS + 17)
|
|
|
|
#define EFM32_IRQ_CMU (EFM32_IRQ_INTERRUPTS + 18)
|
|
|
|
#define EFM32_IRQ_VCMP (EFM32_IRQ_INTERRUPTS + 19)
|
|
|
|
#define EFM32_IRQ_LCD (EFM32_IRQ_INTERRUPTS + 20)
|
|
|
|
#define EFM32_IRQ_MSC (EFM32_IRQ_INTERRUPTS + 21)
|
|
|
|
#define EFM32_IRQ_AES (EFM32_IRQ_INTERRUPTS + 22)
|
2014-10-17 18:34:39 +02:00
|
|
|
|
2018-06-19 21:37:00 +02:00
|
|
|
#define EFM32_PERIPH_INTS (23)
|
2018-06-20 23:38:06 +02:00
|
|
|
#define EFM32_IRQ_NVECTORS (EFM32_IRQ_INTERRUPTS + EFM32_PERIPH_INTS)
|
2014-10-17 18:34:39 +02:00
|
|
|
|
2015-10-03 15:28:30 +02:00
|
|
|
/****************************************************************************
|
2014-10-17 18:34:39 +02:00
|
|
|
* Public Types
|
2015-10-03 15:28:30 +02:00
|
|
|
****************************************************************************/
|
2014-10-17 18:34:39 +02:00
|
|
|
|
2015-10-03 15:28:30 +02:00
|
|
|
/****************************************************************************
|
2014-10-17 18:34:39 +02:00
|
|
|
* Public Data
|
2015-10-03 15:28:30 +02:00
|
|
|
****************************************************************************/
|
2014-10-17 18:34:39 +02:00
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#ifdef __cplusplus
|
|
|
|
#define EXTERN extern "C"
|
|
|
|
extern "C"
|
|
|
|
{
|
|
|
|
#else
|
|
|
|
#define EXTERN extern
|
|
|
|
#endif
|
|
|
|
|
2015-10-03 15:28:30 +02:00
|
|
|
/****************************************************************************
|
2021-03-21 11:37:01 +01:00
|
|
|
* Public Functions Prototypes
|
2015-10-03 15:28:30 +02:00
|
|
|
****************************************************************************/
|
2014-10-17 18:34:39 +02:00
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
2022-01-15 03:44:35 +01:00
|
|
|
#endif /* __ARCH_ARM_INCLUDE_EFM32_EFM32TG_IRQ_H */
|