sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
49,684 Commits 1 Branch 0 Tags 291 MiB
2c6ad5c2bf
Commit Graph

49684 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Masayuki Ishikawa
2c6ad5c2bf Revert "riscv/fpu: Restore correct lazy-FPU functionality" 
This reverts commit 35c27b5a9a.
 2023-06-20 06:17:11 +09:00
Masayuki Ishikawa
9d84d79b29 Revert "riscv/saveusercontext: Fix FPU state save" 
This reverts commit 669196910c.
 2023-06-20 06:17:11 +09:00
Masayuki Ishikawa
103b7097b6 Revert "sched/assert: Store table for all registers instead of buffer" 
This reverts commit 5ce169f047.
 2023-06-20 06:17:11 +09:00
Masayuki Ishikawa
0124533cc3 Revert "riscv/addrenv: Move addrenv_switch() to correct place after FPU change" 
This reverts commit da319bbd85.
 2023-06-20 06:17:11 +09:00
Masayuki Ishikawa
7410f4a6b8 Revert "riscv/lazyfpu: Add option to disable lazy FPU" 
This reverts commit 425cc89989.
 2023-06-20 06:17:11 +09:00
simbit18
3f4151525d Fix Kconfig style 
Remove TABs from Kconfig files
Add comments
 2023-06-19 20:05:57 +03:00
Lucas Saavedra Vaz
bc4266fa48 tools: Fix CONFIG_BASE_DEFCONFIG generation 
Modify sed command to avoid appending multiple "-dirty" at the end of the configuration name
 2023-06-19 23:07:42 +08:00
simbit18
a4398b50c8 drivers/lcd/Kconfig: Fix Kconfig style 
Remove TABs from Kconfig file
Add comments
 2023-06-19 23:06:48 +08:00
Michal Lenc
5b90ae9c72 boards/samv7: add lower level IOCTL handler to sam_gpio_enc driver 
SAMv7 encoder driver with GPIO pins was written without IOCTL support.
While this driver does not require any lower level IOCTLs for its
functionality the upper layer fails on assertion when unknown command
can not be send to lower layer. This commit adds IOCTL handler that
always returns -ENOTTY as no commands are supported.

Signed-off-by: Michal Lenc <michallenc@seznam.cz>
 2023-06-19 23:06:20 +08:00
Ville Juven
425cc89989 riscv/lazyfpu: Add option to disable lazy FPU 
Adds option to use the old implementation where FPU is stored into
the process stack.
 2023-06-19 19:28:07 +08:00
Ville Juven
da319bbd85 riscv/addrenv: Move addrenv_switch() to correct place after FPU change 
The new address environment must be instantiated prior to restoring FPU
state as the CPU status register is in tcb->regs, which is user stack.
 2023-06-19 19:28:07 +08:00
Ville Juven
5ce169f047 sched/assert: Store table for all registers instead of buffer 
This way the registers can be read easily
 2023-06-19 19:28:07 +08:00
Ville Juven
669196910c riscv/saveusercontext: Fix FPU state save 2023-06-19 19:28:07 +08:00
Ville Juven
35c27b5a9a riscv/fpu: Restore correct lazy-FPU functionality 
- Save the FPU registers into the tcb so they don't get lost if the stack
  frame for xcp.regs moves (as it does)
- Handle interger and FPU register save/load separately
- Integer registers are saved/loaded always, like before
- FPU registers are only saved during a context switch:
  - Save ONLY if FPU is dirty
  - Restore always if FPU has been used (not in FSTATE_OFF, FSTATE_INIT)
- Remove all lazy-FPU related logic from the macros, it is not needed
 2023-06-19 19:28:07 +08:00
Ville Juven
040eb3c990 riscv/swint: Give the full tcb to the context switch routine 
Why? The tcb can contain info that is needed by the context switch
routine. One example is lazy-FPU handling; the integer registers can
be stored into the stack, because they are always stored & restored.

Lazy-FPU however needs a non-volatile location to store the FPU registers
as the save feature will skip saving a clean FPU, but the restore must
always restore the FPU registers if the thread uses FPU.
 2023-06-19 19:28:07 +08:00
Eero Nurkkala
4494e75e87 risc-v/mpfs: add CoreMMC support 
This adds support for the CoreMMC v3.1 FPGA driver as described
in Microchip Handbook HB0510. The driver doesn't support DMA.

Signed-off-by: Eero Nurkkala <eero.nurkkala@offcode.fi>
 2023-06-19 19:24:51 +08:00
tjwu1217
f141a6480c sched/sched/sched_idletask: fix typo 2023-06-19 10:51:23 +02:00
Xiang Xiao
a8e0a5faa4 sched: Remove the unnecessary cast from pid_t to int 
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-19 11:37:34 +03:00
Xiang Xiao
07b0cd1cba mm: Simplify memdump_handler logic a little bit 
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-19 11:37:34 +03:00
Xiang Xiao
590e968c5f mm/tlfs: Count the backtrace overhead in mm_mallinfo_task 
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-19 11:37:34 +03:00
Xiang Xiao
313f79d55e mm/mempool: Count the expend block overhead in mempool_info 
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-19 11:37:34 +03:00
Xiang Xiao
0572bc4d03 mm/mempool: Count the backtrace overhead in mempool_[dump|info[_task]] 
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-19 11:37:34 +03:00
YAMAMOTO Takashi
e9738cd906 esp32-devkitc/wamr_wasi_debug: Bump WAMR version 2023-06-19 07:20:47 +03:00
Alan Carvalho de Assis
bb84b08735 esp32s3-meadow: Add NSH terminal over USB Device (not USB-JTAG-Serial) 2023-06-19 11:02:08 +08:00
Alan Carvalho de Assis
82bc515ede esp32s3-eye: Add NSH terminal over USB Device (not USB-JTAG-Serial) 2023-06-19 11:02:08 +08:00
Alan Carvalho de Assis
985e2beae0 esp32s3-devkit: Add NSH terminal over USB Device (not USB-JTAG-Serial) 2023-06-19 11:02:08 +08:00
wangbowen6
b3fead9d28 openamp: add OPENAMP_DEBUG config to enable/disable openamp debug 
Signed-off-by: wangbowen6 <wangbowen6@xiaomi.com>
 2023-06-18 16:17:44 +03:00
wangbowen6
fa94317447 openamp/Kconfig: add config to enable/disable the cache feature 
Signed-off-by: wangbowen6 <wangbowen6@xiaomi.com>
 2023-06-18 16:17:44 +03:00
Xiang Xiao
9b6cd96671 mm: Rename PID_MM_INVALID to PID_MM_LEAK 
to express the intent more clear

Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-18 14:26:07 +03:00
Xiang Xiao
b00237ac01 mm: Move PID_MM_MEMPOOL after PID_MM_ALLOC 
so the allocation from mempool could be dumped correctly

Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-18 09:12:14 +03:00
Xiang Xiao
f01deff80f mm: Rename MM_BACKTRACE_XXX_PID to PID_MM_XXX 
and move the definition to malloc.h

Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-18 09:12:14 +03:00
Xiang Xiao
ddbe9eb6ab mm: Rename mm_memdump_s to malltask 
align with the naming of mallinfo_task

Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-18 09:12:14 +03:00
Xiang Xiao
c76f9f9349 mm/heap: Count mm_heap_s overhead in mm_mallinfo 
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-17 19:11:07 -03:00
Xiang Xiao
1d5ca4e809 mm/mempool: Avoid the allocation number of expend block equals zero 
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-17 19:11:07 -03:00
Richard Tucker
225d347306 stm32 tickless: stop assertion when calling up_timer_gettime before initialised 
up_timer_gettime can be called before module is initialised when
CONFIG_SCHED_IRQMONITOR is enabled.

This fix aligns with stm32f7 implementation.
 2023-06-17 11:05:40 -03:00
Bowen Wang
69756f277e rptun_dump: do not acquire the lock when has hold the lock 
Otherwise, system will crash again when call rptun_dump_all()
after has acquired the lock.

Signed-off-by: Bowen Wang <wangbowen6@xiaomi.com>
 2023-06-17 19:38:39 +08:00
wangbowen6
41e399aa43 rptun: init the semtx before the thread/workqueue created 
If the rptun driver set auto start, the smetx may has been used
in rptun_notify_wait() but not inited.

Signed-off-by: wangbowen6 <wangbowen6@xiaomi.com>
 2023-06-17 19:38:39 +08:00
wangbowen6
372fba70bb mm_heap: dump and stat the mm_heapend node also 
Signed-off-by: wangbowen6 <wangbowen6@xiaomi.com>
 2023-06-17 19:37:14 +08:00
wangbowen6
4b8db6f22c taks_exithook: fix the build error when enable CONFIG_SCHED_DUMP_LEAK 
Signed-off-by: wangbowen6 <wangbowen6@xiaomi.com>
 2023-06-17 19:37:14 +08:00
wangbowen6
940bbfc720 rpmsg: support the fdsan feature for rpmsg dev/mtd/blk 
Directly return -ENOTTY in rpmsgxxx_ioctl() when the command is
not supported to avoid fdsan command FIOC_SETTAG and FIOC_GETTAG
pass to the rpmsg dev/mtd/blk server with CONFIG_FDSAN enabled.

Signed-off-by: wangbowen6 <wangbowen6@xiaomi.com>
 2023-06-17 19:34:39 +08:00
Bowen Wang
8515294caa lib_syslograwstream: fix bug when iob alloc failed 
Signed-off-by: Bowen Wang <wangbowen6@xiaomi.com>
 2023-06-17 19:33:41 +08:00
wangbowen6
7117d3ea8a fs_fsync: should not call fs's ioctl when fs not support sync api 
Signed-off-by: wangbowen6 <wangbowen6@xiaomi.com>
 2023-06-17 19:31:17 +08:00
wangbowen6
279667a8f5 fs_romfs: avoid the romfs ERROR log when enable FDSAN 
Error log:
[    0.003400] [remote] romfs_ioctl: ERROR: Invalid cmd: 783
[    0.003400] [remote] romfs_ioctl: ERROR: Invalid cmd: 782
[    0.003500] [remote] romfs_ioctl: ERROR: Invalid cmd: 783
[    0.003600] [remote] romfs_ioctl: ERROR: Invalid cmd: 782
[    0.042900] [remote] romfs_ioctl: ERROR: Invalid cmd: 783
[    0.043100] [remote] romfs_ioctl: ERROR: Invalid cmd: 782

Signed-off-by: wangbowen6 <wangbowen6@xiaomi.com>
 2023-06-17 19:31:17 +08:00
zhangyuan21
514e77b75e semaphore: Optimize priority inheritance with only one holder 
This PR is a modification that optimizes priority inheritance
for only one holder. After the above modifications are completed,
the mutex lock->unlock process that supports priority inheritance
can be optimized by 200 cycles.

Before modify: 2000 cycle
After modify: 1742 cycle

Signed-off-by: zhangyuan21 <zhangyuan21@xiaomi.com>
 2023-06-17 08:26:46 +03:00
Dong Heng
8f25329260 xtensa/esp32s3: SPI support quad I/O mode 2023-06-16 16:07:05 -03:00
Lucas Saavedra Vaz
fa5db655cd boards/xtensa/esp32s3-devkit: Revert NSH defconfig deletion 
Restore the NSH defconfig
 2023-06-16 14:35:18 -03:00
Xiang Xiao
14e5bcaf6e fs/fdcheck: Let FDCHECK depend on SCHED_HAVE_PARENT 
since the implementation of fdcheck call getppid

Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-16 18:08:05 +03:00
Xiang Xiao
275db394bc boards/sim: Enable fdcheck and fdsan in kasan config 
to improve the ci build coverage

Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-16 08:31:16 +03:00
Xiang Xiao
c49bf046bd libc/fdcheck: Fix undefined reference to `getppid' 
and change get[p]pid to  _SCHED_GET[P]PID

Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-06-16 08:31:16 +03:00
Tiago Medicci Serrano
17c65d2067 risc-v/espressif: use the unquoted CHIP_SERIES variable 
Instead of using `CONFIG_ESPRESSIF_CHIP_SERIES`, use the unquoted
version `CHIP_SERIES`.
 2023-06-16 11:14:36 +08:00