| .. |
|
a1x
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
arm
|
Rename up_boot to arm_boot
|
2016-05-12 13:42:49 -06:00 |
|
armv6-m
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
armv7-a
|
Reorder some logic: (1) set initial CPU IDLE task regsters AFTER allocating stack, (2) invalidate cache in CPU start-up BEFORE handling first interrupt.
|
2016-05-22 15:01:49 -06:00 |
|
armv7-m
|
Oops: Forgot to add file in previous commit
|
2016-04-10 09:11:50 -06:00 |
|
armv7-r
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
c5471
|
ARM: Fix missing header file. Update comments in all *_irq.c files.
|
2016-03-09 15:08:58 -06:00 |
|
calypso
|
ARM: Fix missing header file. Update comments in all *_irq.c files.
|
2016-03-09 15:08:58 -06:00 |
|
common
|
Purely cosmetic change from review of last PR
|
2016-05-25 13:29:01 -06:00 |
|
dm320
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
efm32
|
EFM32, STM32, TIVA: Allow lower half driver to build if any ADC is selected. Should not depend on CONFIG_ADC.
|
2016-05-27 06:46:33 -06:00 |
|
imx1
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
imx6
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
kinetis
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
kl
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
lpc11xx
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
lpc17xx
|
Add ADC bind method to the LPC43xx and SAMA5Dx ADC drivers
|
2016-05-26 12:19:17 -06:00 |
|
lpc31xx
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
lpc43xx
|
Add ADC bind method to the LPC43xx and SAMA5Dx ADC drivers
|
2016-05-26 12:19:17 -06:00 |
|
lpc214x
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
lpc2378
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
moxart
|
ARM: Fix missing header file. Update comments in all *_irq.c files.
|
2016-03-09 15:08:58 -06:00 |
|
nuc1xx
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
sam34
|
Remove CONFIG_USARTn_ISUART
|
2016-05-25 11:21:48 -06:00 |
|
sama5
|
Stefan Kolb's change to the SAMV7 Oneshot Timer (commit d44ecbcfbb) should also be applied to the SAMA5 oneshot time since the drivers are identical. Here are the commit commits from Stefan's original change:
|
2016-05-27 07:58:03 -06:00 |
|
samdl
|
Remove CONFIG_USARTn_ISUART
|
2016-05-25 11:21:48 -06:00 |
|
samv7
|
This is a fix to a problem in the handling of the oneshot timer. Due to a wrong assumption concerning the behavior directly after the start of the timer/counter the function sam_oneshot_cancel(…) calculates the wrong remaining time. The code assumes that the counter register is zero directly after the start of the timer, but this is not true. To start the time/counter a software trigger is invoked, this trigger starts the timer/count and sets the counter register to zero, but the reset of the counter register is not performed instantly. According to the datasheet: “The counter can be reset by a trigger. In this case, the counter value passes to zero on the next valid edge of the selected clock.” Thus the counter is set to zero between 0 and USEC_PER_TICK microseconds after the clock was started.
|
2016-05-27 07:51:50 -06:00 |
|
stm32
|
Add support for SPI 4 and 5 on stm32f411 chips
|
2016-05-27 11:08:18 -07:00 |
|
stm32f7
|
Remove CONFIG_USARTn_ISUART
|
2016-05-25 11:21:48 -06:00 |
|
stm32l4
|
Costmetic changes from review of last PR
|
2016-05-25 18:04:39 -06:00 |
|
str71x
|
Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER
|
2016-05-25 10:45:01 -06:00 |
|
tiva
|
EFM32, STM32, TIVA: Allow lower half driver to build if any ADC is selected. Should not depend on CONFIG_ADC.
|
2016-05-27 06:46:33 -06:00 |
|
tms570
|
Rename CONFIG_ARCH_HAVE_SCIn to CONFIG_SCIn_SERIALDRIVER
|
2016-05-25 10:46:55 -06:00 |
|
.gitignore
|
Remove the arch/ subdirectory; replace it with a submodule
|
2015-07-22 10:56:22 -06:00 |
|
Makefile
|
All GCC final arch/*/src/Makefiles: Allow --start-group and --end-group to be redefined for the case where GCC is used to link (instead of LD). Suggested by Paul Alexander Patience.
|
2016-05-17 10:43:15 -06:00 |
