zhuyanlin
7b00c8bdb8
arch:xtensa: modify svcall to swint
...
Reason: xtensa svcall only have level-1 interrupt level.
Sush do not generate interrupt when up_irq_save.
Software int can generate interrupt when up_irq_save.
Signed-off-by: zhuyanlin <zhuyanlin1@xiaomi.com>
2022-02-22 14:06:24 -03:00
..
2022-01-16 11:11:14 -03:00
2021-12-14 21:40:03 -06:00
2021-12-30 16:57:40 +08:00
2022-01-27 15:15:28 +08:00
2021-09-22 08:16:01 -03:00
2022-01-19 16:28:03 +01:00
2022-01-13 21:07:04 +01:00
2021-11-06 07:39:27 -05:00
2021-10-16 09:46:23 -07:00
2022-01-11 12:17:09 +01:00
2022-01-15 02:20:01 +08:00
2021-12-06 11:23:58 +09:00
2021-11-25 14:42:23 +01:00
2022-01-20 23:21:21 +08:00
2022-01-04 02:45:45 +08:00
2022-01-19 16:28:03 +01:00
2021-11-06 07:39:27 -05:00
2021-08-25 23:32:40 +08:00
2021-08-25 23:32:40 +08:00
2021-08-25 23:32:40 +08:00
2021-10-19 00:24:31 -05:00
2022-01-19 16:28:03 +01:00
2021-09-22 08:16:01 -03:00
2022-01-05 21:36:44 +09:00
2021-11-06 07:39:27 -05:00
2021-11-06 07:39:27 -05:00
2021-09-22 08:16:01 -03:00
2022-02-22 14:06:24 -03:00
2022-02-22 14:06:24 -03:00
2021-10-16 22:56:21 -07:00
2022-01-19 16:28:03 +01:00
2022-01-04 02:45:45 +08:00
2022-01-19 16:28:03 +01:00
2021-11-06 07:39:27 -05:00
2022-02-22 14:06:24 -03:00