Gregory Nutt
|
b84210d10d
|
SAMA5 PHY: Add more debug instrumentation; Fix logic that would be used to disable PHY interrupts
|
2014-08-17 14:07:53 -06:00 |
|
Gregory Nutt
|
7cc93b708a
|
SAMA5 PHY: Add more debug instrumentation; Fix logic that would be used to disable PHY interrupts
|
2014-08-17 14:07:53 -06:00 |
|
Gregory Nutt
|
073c2abb10
|
KSZ80x1 PHY interrupts are active low and should trigger on the falling edge
|
2014-08-17 13:15:59 -06:00 |
|
Gregory Nutt
|
1db9858e9d
|
KSZ80x1 PHY interrupts are active low and should trigger on the falling edge
|
2014-08-17 13:15:59 -06:00 |
|
Gregory Nutt
|
0873ee72f6
|
More of the PHY event notification logic change: Fix some compile errors when full feature is enabled; Add some missing ioctol logic
|
2014-08-16 15:04:09 -06:00 |
|
Gregory Nutt
|
057af36c1d
|
More of the PHY event notification logic change: Fix some compile errors when full feature is enabled; Add some missing ioctol logic
|
2014-08-16 15:04:09 -06:00 |
|
Gregory Nutt
|
16c1405a70
|
Convert existing board specific PHY interrupt interfaces to use newly defined standard interface
|
2014-08-16 08:35:31 -06:00 |
|
Gregory Nutt
|
ec47914cf8
|
Convert existing board specific PHY interrupt interfaces to use newly defined standard interface
|
2014-08-16 08:35:31 -06:00 |
|
Gregory Nutt
|
96224efa60
|
SAMA5 setenv.sh: Add another CodeSourcery install path
|
2014-08-16 08:33:20 -06:00 |
|
Gregory Nutt
|
d79c311508
|
SAMA5 setenv.sh: Add another CodeSourcery install path
|
2014-08-16 08:33:20 -06:00 |
|
Gregory Nutt
|
04f59f1761
|
Update README files
|
2014-08-12 10:01:12 -06:00 |
|
Gregory Nutt
|
eef608b942
|
Update README files
|
2014-08-12 10:01:12 -06:00 |
|
Gregory Nutt
|
cff5132179
|
SAMA5: Enable the 32.768 crystal if SCHED_TICKLESS is selected
|
2014-08-11 14:29:43 -06:00 |
|
Gregory Nutt
|
1787b3e600
|
SAMA5: Enable the 32.768 crystal if SCHED_TICKLESS is selected
|
2014-08-11 14:29:43 -06:00 |
|
Gregory Nutt
|
86ebe4725b
|
Updated README files
|
2014-08-10 20:02:45 -06:00 |
|
Gregory Nutt
|
c6273d083d
|
Updated README files
|
2014-08-10 20:02:45 -06:00 |
|
Gregory Nutt
|
3985dc9120
|
Cosmetic changed, updated README files, improved comments
|
2014-08-10 13:11:31 -06:00 |
|
Gregory Nutt
|
c7a51f4ef1
|
Cosmetic changed, updated README files, improved comments
|
2014-08-10 13:11:31 -06:00 |
|
Gregory Nutt
|
9b76a1b758
|
Update README files
|
2014-08-10 11:34:20 -06:00 |
|
Gregory Nutt
|
b39b227e2a
|
Update README files
|
2014-08-10 11:34:20 -06:00 |
|
Gregory Nutt
|
49deb059d4
|
Change CONFIG_MSEC_PER_TICK to CONFIG_USEC_PER_TICK. This gives more options for system timers in general, but more importantly, let's us realize higher resolution for the case of CONFIG_SCHED_TICKLESS=y -- of course, at the risk of some new interger overvflow problems
|
2014-08-07 13:42:47 -06:00 |
|
Gregory Nutt
|
0aa7209765
|
Change CONFIG_MSEC_PER_TICK to CONFIG_USEC_PER_TICK. This gives more options for system timers in general, but more importantly, let's us realize higher resolution for the case of CONFIG_SCHED_TICKLESS=y -- of course, at the risk of some new interger overvflow problems
|
2014-08-07 13:42:47 -06:00 |
|
Gregory Nutt
|
7edc6a5666
|
Remove CONFIG_DISABLE_CLOCK
|
2014-08-07 12:35:24 -06:00 |
|
Gregory Nutt
|
caba61999a
|
Remove CONFIG_DISABLE_CLOCK
|
2014-08-07 12:35:24 -06:00 |
|
Gregory Nutt
|
1ff92f2f95
|
SAMA5D3 HSMCI: TX DMA is again disabled
|
2014-08-05 07:07:39 -06:00 |
|
Gregory Nutt
|
7b9c44101d
|
SAMA5D3 HSMCI: TX DMA is again disabled
|
2014-08-05 07:07:39 -06:00 |
|
Gregory Nutt
|
1db7842e2e
|
SAMA5 PCK: Add Main clock as an option for the PCK clock source
|
2014-08-03 10:17:50 -06:00 |
|
Gregory Nutt
|
159bcc255d
|
SAMA5 PCK: Add Main clock as an option for the PCK clock source
|
2014-08-03 10:17:50 -06:00 |
|
Gregory Nutt
|
2b0c56a31d
|
SAMA5 HSMCI: e-enable TX DMA and verify that DMA writes to the SD card are functional. They are so now TX DMA is re-enabled in the driver. This might affect the SAMA5D3 platforms where the TX DMA problem was found. The SAMA4D3 and 4 use the same HSMCI driver. Much has change since then and it is not surprising that DMA is now functional. However, the has not be re-verified on the SAMA5D3 which has a different DMA controller.
|
2014-07-30 11:20:06 -06:00 |
|
Gregory Nutt
|
276cc44878
|
SAMA5 HSMCI: e-enable TX DMA and verify that DMA writes to the SD card are functional. They are so now TX DMA is re-enabled in the driver. This might affect the SAMA5D3 platforms where the TX DMA problem was found. The SAMA4D3 and 4 use the same HSMCI driver. Much has change since then and it is not surprising that DMA is now functional. However, the has not be re-verified on the SAMA5D3 which has a different DMA controller.
|
2014-07-30 11:20:06 -06:00 |
|
Gregory Nutt
|
42b28ba383
|
SAMA5D4: Add auto-mounter support for HSMCI0
|
2014-07-29 15:34:31 -06:00 |
|
Gregory Nutt
|
7b1b915226
|
SAMA5D4: Add auto-mounter support for HSMCI0
|
2014-07-29 15:34:31 -06:00 |
|
Gregory Nutt
|
ff0de0d603
|
SAMA5D-EK: Correct system timer frequency. Input clock is MCK/2, not MCK
|
2014-07-29 07:12:36 -06:00 |
|
Gregory Nutt
|
53930d5531
|
SAMA5D-EK: Correct system timer frequency. Input clock is MCK/2, not MCK
|
2014-07-29 07:12:36 -06:00 |
|
Gregory Nutt
|
8edc57137c
|
SAMA5D3/4: All configurations. I suspect a MMC/SD multi-block DMA transfer issue. So for name, this feature is disabled in all configurations
|
2014-07-23 07:58:10 -06:00 |
|
Gregory Nutt
|
c79f86c72c
|
SAMA5D3/4: All configurations. I suspect a MMC/SD multi-block DMA transfer issue. So for name, this feature is disabled in all configurations
|
2014-07-23 07:58:10 -06:00 |
|
Gregory Nutt
|
f240f7e513
|
SAMA5: Add slow clock support
|
2014-07-19 13:07:55 -06:00 |
|
Gregory Nutt
|
bad3ad58cb
|
SAMA5: Add slow clock support
|
2014-07-19 13:07:55 -06:00 |
|
Gregory Nutt
|
ad9b0653f5
|
Some cosmetic typo fixes
|
2014-07-09 07:12:16 -06:00 |
|
Gregory Nutt
|
695d1d933c
|
Some cosmetic typo fixes
|
2014-07-09 07:12:16 -06:00 |
|
Gregory Nutt
|
19d8b0ce97
|
Fix some cloned errors in SAM GPIO interrupt setup
|
2014-07-07 15:54:37 -06:00 |
|
Gregory Nutt
|
befcb1c961
|
Fix some cloned errors in SAM GPIO interrupt setup
|
2014-07-07 15:54:37 -06:00 |
|
Gregory Nutt
|
cbe4d3573d
|
Rename apps/examples/uip to apps/examples/webserver
|
2014-07-03 17:31:17 -06:00 |
|
Gregory Nutt
|
44988c6ca6
|
Rename apps/examples/uip to apps/examples/webserver
|
2014-07-03 17:31:17 -06:00 |
|
Gregory Nutt
|
5ba0617e9c
|
SAMA5D3/4: UPLL divisor to generate 48MHz for OHCI is different from the two families. No idea why.
|
2014-07-03 12:28:11 -06:00 |
|
Gregory Nutt
|
a5538e3431
|
SAMA5D3/4: UPLL divisor to generate 48MHz for OHCI is different from the two families. No idea why.
|
2014-07-03 12:28:11 -06:00 |
|
Gregory Nutt
|
285f66a2c1
|
NET: Rename uiplib/UIPLIB to netlib/NETLIB
|
2014-07-02 16:04:25 -06:00 |
|
Gregory Nutt
|
0eb1666cb0
|
NET: Rename uiplib/UIPLIB to netlib/NETLIB
|
2014-07-02 16:04:25 -06:00 |
|
Gregory Nutt
|
234d118c61
|
SAMA5D4-EK: NSH configuration now supports the RTC
|
2014-06-29 07:40:37 -06:00 |
|
Gregory Nutt
|
339c8edf0e
|
SAMA5D4-EK: NSH configuration now supports the RTC
|
2014-06-29 07:40:37 -06:00 |
|