Petro Karashchenko
9551de7115
net: use HTONS, NTOHS, HTONL, NTOHL macro in kernel code
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-01-18 10:59:47 +01:00
raiden00pl
e140ba1a21
arch/stm32: fdcan cosmetics
2022-01-17 09:36:00 -03:00
raiden00pl
c450dea6e5
stm32: add FDCAN support
...
based on PR #2987
2022-01-17 09:36:00 -03:00
Petro Karashchenko
4f98ac4879
arch/arm/samv7: implement quadrature encoder driver
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-01-17 09:35:12 -03:00
Petro Karashchenko
8d3bf05fd2
include: fix double include pre-processor guards
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-01-16 11:11:14 -03:00
chao.an
c27839f98e
arm/xtensa: save the running registers to xcp context
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2022-01-15 02:20:01 +08:00
Jari van Ewijk
3aed0aa641
S32K1XX: implement uniqueid
2022-01-13 15:34:47 -08:00
Jari van Ewijk
0fc613f0b3
S32K1XX Reset Cause PROCFS: Add Kconfig option and cleanup
2022-01-13 01:29:42 +08:00
Xiang Xiao
1b77ae88ef
fs/procfs: Remove the unnecessary strcmp
...
since the procfs already make the same check for us
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2022-01-12 07:19:40 +01:00
Petro Karashchenko
a743fed63d
file_operations: get back C89 compatible initializer
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-01-11 02:14:00 +08:00
Petro Karashchenko
1fd51ccbe2
arch/arm/samv7: rework SAMv7 timer counter implementation
...
There are two issues that are addressed with this change:
- According to SAM E70/S70/V70/V71 Family datasheet the
timer counter channels are 16-bit so timer counter
value should be changed from uint32_t to uint16_t
- The interrupt handling for timer counter channels can
be simplified
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-01-09 17:43:31 +08:00
Petro Karashchenko
e7f9c7af21
typos: fix typos in Kconfig files
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-01-08 06:46:26 -03:00
chao.an
8c35d31808
Kconfig: Remove CONFIG_ prefix from config definition
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2022-01-07 13:16:18 +08:00
raiden00pl
6fe95d8314
stm32: add SocketCAN support, based on stm32_can.c
2022-01-05 06:16:41 -08:00
Zeng Zhaoxiu
fb43fd73ed
signal: signal handler may cause task's state error
...
For example, task is blocked by nxsem_wait(sem1), use nxsem_wait(sem2)
in signal handler, and take sem2 successfully, after exit from signal
handler to task, nxsem_wait(sem1) returns OK, but the correct result
should be -EINTR.
Signed-off-by: Zeng Zhaoxiu <zhaoxiu.zeng@gmail.com>
2022-01-05 21:36:44 +09:00
raiden00pl
5b9b3814f8
stm32: add CAN error support
2022-01-05 18:33:06 +08:00
Petro Karashchenko
6c2b40f98a
typos: fix typos in many files
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-01-03 22:10:07 +08:00
Petro Karashchenko
c7d3a674fd
drivers/sensors/as5048b: fix lower half init issue
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-01-03 11:38:44 +08:00
Petro Karashchenko
d23ad9b9b0
userspace: fix typos in comments
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-01-02 20:50:30 +01:00
chao.an
736add0fe8
arch/backtrace: correct the skip counter
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2021-12-30 16:57:40 +08:00
Xiang Xiao
b92c90ee81
arch/arm: Fix rebase error in arm_backtrace_thumb.c
...
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2021-12-29 20:42:05 +08:00
chao.an
7ed0b97414
make/allsyms: skip the unnecessary link operation
...
For incremental compilation, skip the stage 1 dummy link
operation if nuttx elf has been generated
Signed-off-by: chao.an <anchao@xiaomi.com>
2021-12-28 23:47:10 -06:00
Xiang Xiao
dd942f0b04
sched/backtrace: Dump the complete stack regardless the depth
...
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2021-12-29 12:09:54 +08:00
chao.an
cf2dfa8985
arch/arm/assert: move the arm_assert to common code
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2021-12-28 05:09:30 -06:00
chao.an
579738c8fa
arch/arm: move the backtrace implement to common code
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2021-12-28 03:02:01 -06:00
chao.an
a42aa8415d
compile/flags: add FRAME_POINTER into Toolchain.defs
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2021-12-27 22:31:27 -06:00
Petro Karashchenko
3ccb657dc2
nuttx: remove space befone newline in logs
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2021-12-27 21:01:19 -06:00
chao.an
6069433d2d
arch/arm/cortex-a/r: dump all registers with alias
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2021-12-23 06:54:32 -06:00
David Sidrane
74e692b3c1
stm32f7:sdmmc invalidate before DMA to avoid eviction overwrite
...
For FAT the same buffer is used for read and writes, there
is a possibility a cache line is dirty. But the fs is
not dirty and will not write the sector to disk. This can
be seen https://github.com/PX4/NuttX/pull/175
When the system is busy that cache line can be evicted after the
RX DMA has completed and overwrite the data in memory. The solution
is to invalidate before the DMA to prevent an evection causing an
overwite, and after the DMA it to insure coherency.
2021-12-22 20:44:04 -06:00
chao.an
a0b61bbf6f
arm/cortex-a/r: enhance the task dump
...
add irq stack information
add cpu loading
Signed-off-by: chao.an <anchao@xiaomi.com>
2021-12-22 11:46:02 -03:00
chao.an
2737701996
cortex-m/hardfault: add secure-fault handler
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2021-12-21 07:08:13 -06:00
Juha Niskanen
422ceec99b
Fix typos in comments and Kconfig files
...
Signed-off-by: Juha Niskanen <juha.niskanen@haltian.com>
2021-12-21 03:26:16 -06:00
Simon Filgis
6cc48ff6ff
arch/arm/samv7: initial support for LIN bus communication
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
Co-authored-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2021-12-20 18:23:05 -03:00
Petro Karashchenko
3e76c3266e
assert: unify stack and register dump across platforms
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2021-12-20 00:02:12 -03:00
David Sidrane
e269b5fa28
Revert "stm32h7 sdmmc: set SDMMC_CK pin to high speed (50 MHz) mode. When it was in slow speed mode (by default), the output SDMMC_CK clock rise and fall times were about 13 ns each, that were very slow and prevented some SDIO devices from working."
...
This reverts commit 0aecfe8691
.
2021-12-19 01:40:35 -06:00
raiden00pl
87a8b1bed9
nrf52/Kconfig: NRF52_SDC_LE_CODED_PHY not available for nrf52832
2021-12-18 12:27:59 -06:00
raiden00pl
f3fdd5a019
arch/arm/src/nrf52/Kconfig: select IRQPRIO for SoftDevice
2021-12-18 09:13:36 -06:00
raiden00pl
a6c64795f4
arch/arm/src/nrf52/nrf52_sdc.c: raise error if BT device not selected
2021-12-18 09:13:36 -06:00
raiden00pl
cf2dae8d79
arch/arm/src/nrf52/nrf52_sdc.c: nxstyle fixes
2021-12-17 12:35:17 -06:00
raiden00pl
af143c96fc
arch/arm/src/nrf52/nrf52_sdc.c: public device address and static device address support
2021-12-17 12:35:17 -06:00
raiden00pl
c7f6ac63b0
arch/arm/src/nrf52/nrf52_sdc.c: add option to register UART H4 device
2021-12-17 12:35:17 -06:00
raiden00pl
23ef3ea64c
arch/arm/src/nrf52/nrf52_sdc.c: remove nedless new lines
2021-12-17 12:35:17 -06:00
raiden00pl
26951f5018
arch/arm/src/nrf52/nrf52_sdc.c: print HCI opcode as hex
2021-12-17 12:35:17 -06:00
raiden00pl
07c9204fd6
arch/arm/src/nrf52/nrf52_sdc.c: fix status byte offset
2021-12-17 12:35:17 -06:00
raiden00pl
ab66800e13
arch/arm/src/nrf52/Kconfig: fix typos
2021-12-17 12:35:17 -06:00
raiden00pl
ba6e8696b2
arch/arm/src/nrf52/hardware/nrf52_ficr.h: add device address types
2021-12-17 12:35:17 -06:00
raiden00pl
07d295b8db
add 5-Clause Nordic License barrier for Nordic SoftDevice Controller
2021-12-17 11:22:39 -06:00
Gerson Fernando Budke
2dd5578d50
arch/arm/src/samv7/Kconfig: Define mem sizes
...
Current samv7 platform does not define SoC memories sizes. This define
both internal flash and sram memories sizes and update all defconfig
files.
Signed-off-by: Gerson Fernando Budke <nandojve@gmail.com>
2021-12-16 06:56:42 -03:00
Alexander Lunev
0aecfe8691
stm32h7 sdmmc: set SDMMC_CK pin to high speed (50 MHz) mode.
...
When it was in slow speed mode (by default), the output SDMMC_CK clock rise and
fall times were about 13 ns each, that were very slow and
prevented some SDIO devices from working.
2021-12-16 01:28:05 -06:00
chao.an
b11833cbba
arch/assert: flush the syslog before stack dump
...
flush the syslog before stack dump to avoid buffer overwrite
Signed-off-by: chao.an <anchao@xiaomi.com>
2021-12-15 12:00:35 -06:00