Gregory Nutt
|
f698f3dcbe
|
ARMv7-A GIC: Fix another initialization errors
|
2016-04-01 08:53:43 -06:00 |
|
Gregory Nutt
|
ddc1b88027
|
ARMv7-A GIC: Fix some initialization errors
|
2016-04-01 08:40:51 -06:00 |
|
Gregory Nutt
|
855c9a5225
|
ARMv7-A GIC: Move debug logic to a separate file; fix some errors in debug logic.
|
2016-04-01 06:58:49 -06:00 |
|
Gregory Nutt
|
37cacc6178
|
ARMv7 GIC: Fix some formatting errors in GIC debug output
|
2016-03-31 18:26:15 -06:00 |
|
Gregory Nutt
|
a6fff34ec6
|
Update TODO list
|
2016-03-31 18:02:51 -06:00 |
|
Gregory Nutt
|
4791b1daf3
|
Sabre-6Quad: Update some comments
|
2016-03-31 17:26:33 -06:00 |
|
Gregory Nutt
|
70683d08bc
|
i.MX6: Add GIC debug output
|
2016-03-31 17:25:04 -06:00 |
|
Frank Benkert
|
d1065e876f
|
SAMV7: USBHS: Reset the TXIN bit not before new data was written or all requests are completed.
|
2016-03-31 14:20:36 -06:00 |
|
Frank Benkert
|
0d3a7f4085
|
SAMV71-XULT: make usb composite configuration compiling again
|
2016-03-31 14:14:36 -06:00 |
|
Sebastien Lorquet
|
6d96f24d98
|
Enable RNG interrupts only when needed.
|
2016-03-31 13:43:00 -06:00 |
|
Gregory Nutt
|
af027f2a18
|
Update submodules
|
2016-03-31 13:37:04 -06:00 |
|
Gregory Nutt
|
01933335a9
|
Update README
|
2016-03-31 13:36:47 -06:00 |
|
Gregory Nutt
|
29cae97367
|
i.MX6: Fix several problems with peripheral pin configuration
|
2016-03-31 13:36:06 -06:00 |
|
Gregory Nutt
|
9a9566faba
|
i.MX6 Add more debug instrumentation; Fix setting of CCM register.
|
2016-03-31 10:49:35 -06:00 |
|
Gregory Nutt
|
756e6050e4
|
ARMv7-A: Need to set bits in the ICDDCR to enable forwarding of interrupts
|
2016-03-31 09:18:55 -06:00 |
|
Gregory Nutt
|
12064b276a
|
ARMv7-A: Fix an error in GIC initialization
|
2016-03-31 08:05:12 -06:00 |
|
Gregory Nutt
|
c573556a7b
|
Update README
|
2016-03-31 07:26:15 -06:00 |
|
Gregory Nutt
|
9b81319fb1
|
i.MX6: OCRAM should be cacheable
|
2016-03-31 07:25:30 -06:00 |
|
Gregory Nutt
|
bbbb615c31
|
Remove references to VSN from README; update ChangeLog
|
2016-03-30 18:13:45 -06:00 |
|
Gregory Nutt
|
84151986de
|
Remove references to the VSN configuration from the Documentation
|
2016-03-30 18:13:00 -06:00 |
|
Gregory Nutt
|
cd0a7c7294
|
Remove the VSN configuration
|
2016-03-30 17:58:52 -06:00 |
|
Gregory Nutt
|
ad61b7ab3e
|
Remove all references to CONFIG_SYSTEM_SDCARD
|
2016-03-30 17:53:19 -06:00 |
|
Gregory Nutt
|
eb6fbc3059
|
Trivial changes from review of last PR
|
2016-03-30 14:44:29 -06:00 |
|
Gregory Nutt
|
4033d92593
|
Merged in ziggurat29/boards/stm32l4_rtc_001 (pull request #37)
Stm32l4_rtc_001
|
2016-03-30 14:36:15 -06:00 |
|
Gregory Nutt
|
8b1bcecbb1
|
Merged in ziggurat29/arch/stm32l4_rtc_001 (pull request #61)
Stm32l4_rtc_001
|
2016-03-30 14:32:47 -06:00 |
|
Sebastien Lorquet
|
fdea7aee74
|
Enable SAI1PLL configuration on Nucleo-L476 for use with RNG
|
2016-03-30 14:28:50 -06:00 |
|
ziggurat29
|
624e6c1ebe
|
correct #define errors in the 'debug output' and 'alarms' options code paths
|
2016-03-30 15:25:43 -05:00 |
|
ziggurat29
|
f794dab9c2
|
turn off RTC debug in defconfig; noisy
|
2016-03-30 15:24:53 -05:00 |
|
Gregory Nutt
|
f48fe4671c
|
Sabre-6Quad: One, not two, GB of SDRAM
|
2016-03-30 14:09:48 -06:00 |
|
Gregory Nutt
|
05fe9cb393
|
i.MX6: Fix UART baud rate calculation
|
2016-03-30 13:54:56 -06:00 |
|
ziggurat29
|
41297a47a5
|
changes to reflect availability of RTC in default configuration
|
2016-03-30 14:48:36 -05:00 |
|
ziggurat29
|
600a9b6981
|
basic RTC functionality implemented
|
2016-03-30 14:46:36 -05:00 |
|
Gregory Nutt
|
84f2fcfa80
|
i.MX6: Fix a few UART and GPIO initialization problems.
|
2016-03-30 12:31:49 -06:00 |
|
Gregory Nutt
|
35ab1697cd
|
CONFIG_DEV_RANDOM depends on CONFIG_ARCH_HAVE_RNG which is selected with MCU-specific RNG H/W is enabled. So correct default is y; you almost certainly want /dev/random as well.
|
2016-03-30 07:58:09 -06:00 |
|
Gregory Nutt
|
8df80e6615
|
Kconfigs: All RNG selections also must select ARCH_HAVE_RNG
|
2016-03-30 07:56:03 -06:00 |
|
Gregory Nutt
|
6e000dc4fa
|
i.MX6: Need to mapping OCRAM before enabling MMU because the page table lies in OCRAM
|
2016-03-29 17:51:58 -06:00 |
|
Gregory Nutt
|
8f3d140c1b
|
Sabre-6Quaqd: Fix DRAM size, 2GB not 2MB
|
2016-03-29 17:17:31 -06:00 |
|
Gregory Nutt
|
426a6dae74
|
i.MX6: Fix missing DRAM mapping
|
2016-03-29 17:16:46 -06:00 |
|
ziggurat29
|
bbc2c93e95
|
Merged nuttx/boards into master
|
2016-03-29 16:42:02 -05:00 |
|
ziggurat29
|
998dc0b474
|
Merged nuttx/arch into master
|
2016-03-29 16:41:31 -05:00 |
|
Gregory Nutt
|
f3cf4a7586
|
Sabre-6Quad: Corre some RAM addresses in NSH configuration; Update README file.
|
2016-03-29 15:36:31 -06:00 |
|
Gregory Nutt
|
679a26cdf8
|
Update some comments
|
2016-03-29 15:35:47 -06:00 |
|
Gregory Nutt
|
1c56b8dd87
|
Update some ARM registers for Cortex-A9
|
2016-03-29 11:47:35 -06:00 |
|
ziggurat29
|
ec95ee1ebd
|
Merged nuttx/boards into master
|
2016-03-29 10:54:39 -05:00 |
|
Gregory Nutt
|
9fc8b8c696
|
Update README
|
2016-03-29 09:53:24 -06:00 |
|
ziggurat29
|
800efb1f87
|
Merged nuttx/arch into master
|
2016-03-29 09:48:22 -05:00 |
|
Michael Spahlinger
|
940075f629
|
SAMV71/SAME70: Error in UART1 Pinmapping corrected
|
2016-03-29 07:25:37 -06:00 |
|
Dave
|
f9c2f70b36
|
STM32L4 PWR: Fix reversed parameters in putreg32()
|
2016-03-29 07:19:00 -06:00 |
|
Sebastien Lorquet
|
8fdef878ba
|
Minor optimization to PR #60
|
2016-03-29 07:13:24 -06:00 |
|
ziggurat29
|
fb09d47df4
|
Merged nuttx/boards into master
|
2016-03-28 21:49:52 -05:00 |
|