Commit Graph

15 Commits

Author SHA1 Message Date
Gregory Nutt
159bcc255d SAMA5 PCK: Add Main clock as an option for the PCK clock source 2014-08-03 10:17:50 -06:00
Gregory Nutt
53930d5531 SAMA5D-EK: Correct system timer frequency. Input clock is MCK/2, not MCK 2014-07-29 07:12:36 -06:00
Gregory Nutt
bad3ad58cb SAMA5: Add slow clock support 2014-07-19 13:07:55 -06:00
Gregory Nutt
a5538e3431 SAMA5D3/4: UPLL divisor to generate 48MHz for OHCI is different from the two families. No idea why. 2014-07-03 12:28:11 -06:00
Gregory Nutt
083986e814 SAMA5D4: USART peripheral clock appears to be MCK/2 2014-06-20 11:40:36 -06:00
Gregory Nutt
eb5a2d670c SAMA5 boards: Add set up for 528MHz CPU clock 2014-04-03 17:12:17 -06:00
Gregory Nutt
aac2a6759d SAMA5D23 boards: When running out of SDRAM, need to query the PMC to determine operating frequency 2014-03-29 17:51:06 -06:00
Gregory Nutt
1e7a14ed2e SAMA5D3x-EK: Fix lots of typos in board name 2014-03-28 09:11:19 -06:00
Gregory Nutt
9d6bfb5238 SAMA5: ADC and touchscreen drivers now build without errors 2013-10-03 14:32:21 -06:00
Gregory Nutt
97a4ecb306 SAMA Touchscreen/ADC: More progress 2013-10-02 16:55:22 -06:00
Gregory Nutt
e92ed407aa SAMA5 ADC/Touchscreen: A little more logic 2013-10-01 14:40:34 -06:00
Gregory Nutt
5c950889cf SAMA5 UDPHS: Support USPHS clock configuration 2013-09-01 11:29:51 -06:00
Gregory Nutt
320a2e2a0a Beginning of support for SAMA5 EHCI. Not much there yet 2013-08-20 15:46:36 -06:00
Gregory Nutt
371639637f SAMA5: Correct the PLL 48MHz divisor. It was off by a factor of two... no idea why 2013-08-14 19:38:48 -06:00
Gregory Nutt
fe73fe2e23 SAMA5: Alternatie clock configuration that yields a perfect 48MHz full speed USB clock and a CPU clock of 384MHz 2013-08-14 15:16:04 -06:00