Gregory Nutt
|
e4af9572d0
|
Beginng of support for GMII/RGMII PHYs
|
2013-09-26 15:55:21 -06:00 |
|
Gregory Nutt
|
d417ff6460
|
SAMA5 GMAC: Initial driver check-in is just the EMAC driver forced to compile with the GMAC register definitions
|
2013-09-26 10:35:52 -06:00 |
|
Gregory Nutt
|
3c4f9926c9
|
SAMA5: Completes GMAC register definition header file
|
2013-09-26 09:13:14 -06:00 |
|
Gregory Nutt
|
bbccd73dd0
|
SAMA5 EMAC: Need to pace RX and TX because and RX can result in a TX; Process TX interrupt events before TX interrupt events for the same reason
|
2013-09-25 14:22:35 -06:00 |
|
Gregory Nutt
|
4a99a9e2e3
|
SAMA5 EMAC: Add some need D-Cache Flush/Invalidate operations. Add support for CONFIG_NET_DUMPPACKET
|
2013-09-25 11:51:49 -06:00 |
|
Gregory Nutt
|
d3daad87f1
|
Move CONFIG_NET_DUMPPACKET from LPC17 and STM32 to commong network drivers. Automatically enabled CONFIG_NETDEVICES when any Ethernet driver is enabled
|
2013-09-25 11:50:31 -06:00 |
|
Gregory Nutt
|
22fe508443
|
Move CONFIG_NET_DUMPPACKET from LPC17 and STM32 to commong network drivers. Automatically enabled CONFIG_NETDEVICES when any Ethernet driver is enabled
|
2013-09-25 11:50:05 -06:00 |
|
Gregory Nutt
|
788d1623ae
|
Fix badly applied patch to ENCX24J600
|
2013-09-25 08:26:56 -06:00 |
|
Gregory Nutt
|
9a9fc90794
|
SAMA5 UDPHS: Dont' reject read request submissions while stalled. That causes an infinite loop. When stalling, cancel all pending write requests, but cancel only a reqd request if it is in progress. It will be immediately requeued
|
2013-09-24 15:06:17 -06:00 |
|
Gregory Nutt
|
446ced4799
|
Comment out assertion that apparently fires inappropriately
|
2013-09-24 15:01:25 -06:00 |
|
Gregory Nutt
|
2de3781ebf
|
Slightly improved debug output
|
2013-09-24 13:47:03 -06:00 |
|
Gregory Nutt
|
5d192f72e3
|
Stack monitor fixes
|
2013-09-24 12:14:52 -06:00 |
|
Gregory Nutt
|
7affa54e7e
|
Standardize stack checking interface
|
2013-09-24 11:45:13 -06:00 |
|
Gregory Nutt
|
9bb771b8b8
|
SAMA5 UDPHS: Minor clean-up of STALL logic
|
2013-09-23 18:10:41 -06:00 |
|
Gregory Nutt
|
c68c0cb268
|
SAMA5 HSMCI: Disable TX DMA. it is not reliable
|
2013-09-23 13:54:32 -06:00 |
|
Gregory Nutt
|
a1220e3440
|
SAMA5 HSMCI DMA clean-up. There are still some issues
|
2013-09-23 11:25:39 -06:00 |
|
Gregory Nutt
|
773a693ee2
|
Cosmetic changes to comments and coding style fixes
|
2013-09-22 14:48:22 -06:00 |
|
Gregory Nutt
|
8a1e33cb10
|
Un-neccesary, cosmetic changes to label names and comments
|
2013-09-22 08:54:06 -06:00 |
|
Gregory Nutt
|
3ceac07042
|
SAMA5 OHCI: Back out a change, the real root cause was a bug in the cache logic so the hack is no longer necessary
|
2013-09-22 07:53:51 -06:00 |
|
Gregory Nutt
|
9cb23c5ccb
|
ARMv7-A: Fix some error in alignment to cache line boundaries in the cache operations
|
2013-09-21 15:47:00 -06:00 |
|
Gregory Nutt
|
d31d809bbf
|
SAMA5 OHCI: Fix some strange Dcache problems that I still don't understand; end address on cache operations is end+1, not end
|
2013-09-21 12:21:10 -06:00 |
|
Gregory Nutt
|
c900c580ae
|
ARMv7-A: Clarify end address paramet in cache operations: It is the end+1 address, not the end address
|
2013-09-21 12:16:34 -06:00 |
|
Gregory Nutt
|
34804c8ee7
|
SAMA5 OHCI: Fix some problems with D-Cache coherency and physical addressing related to interrupt endpoints
|
2013-09-20 15:22:09 -06:00 |
|
Gregory Nutt
|
dbf07d6d01
|
SAMA5 OHCI: When UPLL drives OHCI the logically correct divider of 10 does not work; But a divider of 5 does. Why?
|
2013-09-19 16:10:46 -06:00 |
|
Gregory Nutt
|
92617fade5
|
SAMA5 EHCI: Fix bits being clobbered in PORTSC on hand-off to OHCI. OHCI: Fix some more trace configuration issues. Both: Don't muck with SFR port selection bits once they have been initialized
|
2013-09-19 10:52:33 -06:00 |
|
Gregory Nutt
|
1600e02962
|
More USB host trace conditional compilation problems
|
2013-09-19 09:08:55 -06:00 |
|
Gregory Nutt
|
ac3dfce614
|
Fix inconsistency in USB host tracing definitions
|
2013-09-19 08:46:33 -06:00 |
|
Gregory Nutt
|
0c62e5797e
|
SAMA5: Add support for the FPU OS test
|
2013-09-18 10:35:03 -06:00 |
|
Gregory Nutt
|
8f88387712
|
LPC17xx SPI: Remove an unused static prototype that caused a compile time warning
|
2013-09-17 17:14:08 -06:00 |
|
Gregory Nutt
|
14ac82c11c
|
SAMA5 EMAC: Changes from early debug sessions. Still a way to go
|
2013-09-17 15:52:19 -06:00 |
|
Gregory Nutt
|
226839692d
|
SAMA5 EMAC: Resolve issues with DUAL PHY support needed for both EMAC and GMAC peripherals. EMAC driver is now code complete and builds without complaint
|
2013-09-17 10:55:13 -06:00 |
|
Gregory Nutt
|
e7479e9b9d
|
Add prefex ETH0 to all PHY configurations to support multiple NICs
|
2013-09-17 10:45:07 -06:00 |
|
Gregory Nutt
|
b06216ff11
|
SAMA4 EMAC: Remove some editor garbage that ended up in the last commit
|
2013-09-16 18:04:38 -06:00 |
|
Gregory Nutt
|
7ef1bd2f4c
|
SAMA5 EMAC: Add basic PHY logic
|
2013-09-16 18:00:21 -06:00 |
|
Gregory Nutt
|
50fd028680
|
SAMA5 EMAC: Packet transmission logic
|
2013-09-16 14:58:11 -06:00 |
|
Gregory Nutt
|
09e6c653cc
|
SAMA4 EMAC: Add basic interrupt handling logic
|
2013-09-16 13:57:57 -06:00 |
|
Gregory Nutt
|
9d59d5ef13
|
SAMA5 EMAC: Incremental progress. Still not code complete
|
2013-09-16 11:36:12 -06:00 |
|
Gregory Nutt
|
af61f846f9
|
Freescale Kinetis KL25Z PIT and TPM module register definitions
|
2013-09-15 17:00:50 -06:00 |
|
Gregory Nutt
|
285f5201dc
|
SAMA4 EMAC buffer allocation logic
|
2013-09-15 14:26:25 -06:00 |
|
Gregory Nutt
|
ed7c7a25e7
|
SAMA5 Ethernet: Add support for PHY interrupts
|
2013-09-15 12:24:42 -06:00 |
|
Gregory Nutt
|
58dad361b8
|
SAMA5: Update Ethernet initalization logic to handle both EMAC and GMAC
|
2013-09-14 08:19:36 -06:00 |
|
Gregory Nutt
|
14b3417a85
|
SAMA5 EMAC: Create a empty, skeleton file that will eventually become the SAMA5 EMAC driver
|
2013-09-13 15:04:46 -06:00 |
|
Gregory Nutt
|
50f482f902
|
STM32: Support for the LeafLabs Maple and Maple Mini boards. From Librae
|
2013-09-13 12:45:33 -06:00 |
|
Gregory Nutt
|
b5bdde09cc
|
STM32 Kconfig: Fix STM32 UART7/8 kconfig names and UART DMA. Provided by Lorenz Meier
|
2013-09-13 11:45:32 -06:00 |
|
Gregory Nutt
|
b5254cc5af
|
Make filter register accessible for CAN1 and CAN2. Provided by Lorenz Meier
|
2013-09-13 11:20:10 -06:00 |
|
Gregory Nutt
|
7e33cee02f
|
SAMA5 EMAC and GMAC: More additions to register definition files
|
2013-09-13 03:35:56 -06:00 |
|
Gregory Nutt
|
f2f40f35bd
|
SAMA5: Beginning of EMAC and GMAC register definition header files
|
2013-09-12 15:45:12 -06:00 |
|
Gregory Nutt
|
c839aa84ca
|
SAMA5D3x-EK README update
|
2013-09-12 14:17:56 -06:00 |
|
Gregory Nutt
|
4e0c905d61
|
SAMA5 TWI: Misc improvements during debug (still not getting interupts)
|
2013-09-12 12:25:31 -06:00 |
|
Gregory Nutt
|
0330eea54d
|
SAMA5 TWI: Cleanup compilation errors that occur when I2C debug is enabled
|
2013-09-12 09:46:20 -06:00 |
|