| .. |
|
arm_allocpage.c
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
arm_assert.c
|
Slightly improved debug output
|
2013-09-24 13:47:03 -06:00 |
|
arm_blocktask.c
|
|
|
|
arm_checkmapping.c
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
arm_copyarmstate.c
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
arm_copyfullstate.c
|
Improve some ARMv7-A/M floating point register save time; Add floating point register save logic for ARMv7-A
|
2013-07-23 17:52:06 -06:00 |
|
arm_dataabort.c
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
arm_doirq.c
|
Update SAMA5D3x-EK board configuration to support on-board UART connections, LEDs, and push buttons
|
2013-07-24 12:27:12 -06:00 |
|
arm_elf.c
|
|
|
|
arm_fpuconfig.S
|
A few more Cortex-A5 and SAMA5 files
|
2013-07-21 12:52:38 -06:00 |
|
arm_fullcontextrestore.S
|
Improve some ARMv7-A/M floating point register save time; Add floating point register save logic for ARMv7-A
|
2013-07-23 17:52:06 -06:00 |
|
arm_head.S
|
ARMv7-A: Map all of .text, .bss, .data., stacks before enabling the MMU and caching. This is simpler and avoids fears I have about caching
|
2013-08-01 10:05:33 -06:00 |
|
arm_initialstate.c
|
Misc Cortex-A5 changes include new file for cache operations
|
2013-07-20 13:06:00 -06:00 |
|
arm_mmu.c
|
SAMA5 LCDC: Correct how framebuffer memory was being mapped; Remove options to get framebuffer memory in various. Because of the mapping and aligment requirements, those options really cannot be supported
|
2013-10-13 13:08:05 -06:00 |
|
arm_pghead.S
|
Fix all occurrences of "the the" in documentation and comments
|
2013-08-27 09:40:19 -06:00 |
|
arm_pginitialize.c
|
|
|
|
arm_prefetchabort.c
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
arm_releasepending.c
|
|
|
|
arm_reprioritizertr.c
|
|
|
|
arm_restorefpu.S
|
ARMv7-N: Fix a copy error introduced in the previous check-in
|
2013-07-23 19:09:17 -06:00 |
|
arm_savefpu.S
|
ARMv7-N: Fix a copy error introduced in the previous check-in
|
2013-07-23 19:09:17 -06:00 |
|
arm_saveusercontext.S
|
Add a hello world configuration to help with the SAMA5 bringup
|
2013-07-26 15:28:01 -06:00 |
|
arm_schedulesigaction.c
|
Misc Cortex-A5 changes include new file for cache operations
|
2013-07-20 13:06:00 -06:00 |
|
arm_sigdeliver.c
|
Improve some ARMv7-A/M floating point register save time; Add floating point register save logic for ARMv7-A
|
2013-07-23 17:52:06 -06:00 |
|
arm_syscall.c
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
arm_unblocktask.c
|
|
|
|
arm_undefinedinsn.c
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
arm_va2pte.c
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
arm_vectoraddrexcptn.S
|
Fix all occurrences of "the the" in documentation and comments
|
2013-08-27 09:40:19 -06:00 |
|
arm_vectors.S
|
Fix Cortex-A CPSR register field definition
|
2013-07-30 19:05:24 -06:00 |
|
arm_vectortab.S
|
Add a hello world configuration to help with the SAMA5 bringup
|
2013-07-26 15:28:01 -06:00 |
|
arm_vfork.S
|
|
|
|
arm.h
|
Fix Cortex-A CPSR register field definition
|
2013-07-30 19:05:24 -06:00 |
|
cache.h
|
ARMv7-A: Clarify end address paramet in cache operations: It is the end+1 address, not the end address
|
2013-09-21 12:16:34 -06:00 |
|
cp15_clean_dcache.S
|
Un-neccesary, cosmetic changes to label names and comments
|
2013-09-22 08:54:06 -06:00 |
|
cp15_coherent_dcache.S
|
Un-neccesary, cosmetic changes to label names and comments
|
2013-09-22 08:54:06 -06:00 |
|
cp15_flush_dcache.S
|
Un-neccesary, cosmetic changes to label names and comments
|
2013-09-22 08:54:06 -06:00 |
|
cp15_invalidate_dcache_all.S
|
Un-neccesary, cosmetic changes to label names and comments
|
2013-09-22 08:54:06 -06:00 |
|
cp15_invalidate_dcache.S
|
Un-neccesary, cosmetic changes to label names and comments
|
2013-09-22 08:54:06 -06:00 |
|
cp15.h
|
SAMA5: More MMU-related changes to properly initialize SDRAM
|
2013-08-02 11:11:57 -06:00 |
|
fpu.h
|
SAMA5/Cortex-A: Improve irqsave/restore inlines + add irqenable. Add skeleton file for SAMA5 interrupt management. Also change from last commit that was left in the editor
|
2013-07-21 17:08:40 -06:00 |
|
Kconfig
|
|
|
|
mmu.h
|
SAMA5 LCDC: Correct how framebuffer memory was being mapped; Remove options to get framebuffer memory in various. Because of the mapping and aligment requirements, those options really cannot be supported
|
2013-10-13 13:08:05 -06:00 |
|
sctlr.h
|
Changes to ARMv7-A boot logic to handle the case where we execute out of NOR FLASH
|
2013-07-29 17:54:56 -06:00 |
|
Toolchain.defs
|
SAMA5 interrupt handling logic
|
2013-07-22 11:54:39 -06:00 |
