2011-11-22 15:16:38 +01:00
|
|
|
/************************************************************************************
|
|
|
|
* configs/stm3240g-eval/include/board.h
|
|
|
|
* include/arch/board/board.h
|
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Gregory Nutt. All rights reserved.
|
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#ifndef __ARCH_BOARD_BOARD_H
|
|
|
|
#define __ARCH_BOARD_BOARD_H
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Included Files
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
# include <stdint.h>
|
|
|
|
#endif
|
|
|
|
#include "stm32_rcc.h"
|
|
|
|
#include "stm32_sdio.h"
|
|
|
|
#include "stm32_internal.h"
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Definitions
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
/* Clocking *************************************************************************/
|
2011-11-23 19:18:26 +01:00
|
|
|
/* Four clock sources are available on STM3240G-EVAL evaluation board for
|
|
|
|
* STM32F407IGH6 and RTC embedded:
|
|
|
|
*
|
|
|
|
* X1, 25 MHz crystal for ethernet PHY with socket. It can be removed when clock is
|
|
|
|
* provided by MCO pin of the MCU
|
|
|
|
* X2, 26 MHz crystal for USB OTG HS PHY
|
|
|
|
* X3, 32 kHz crystal for embedded RTC
|
|
|
|
* X4, 25 MHz crystal with socket for STM32F407IGH6 microcontroller (It can be removed
|
|
|
|
* from socket when internal RC clock is used.)
|
|
|
|
*
|
|
|
|
* This is the "standard" configuration as set up by arch/arm/src/stm32f40xx_rcc.c:
|
|
|
|
* System Clock source : PLL (HSE)
|
|
|
|
* SYSCLK(Hz) : 168000000 Determined by PLL configuration
|
|
|
|
* HCLK(Hz) : 168000000 (STM32_RCC_CFGR_HPRE)
|
|
|
|
* AHB Prescaler : 1 (STM32_RCC_CFGR_HPRE)
|
|
|
|
* APB1 Prescaler : 4 (STM32_RCC_CFGR_PPRE1)
|
|
|
|
* APB2 Prescaler : 2 (STM32_RCC_CFGR_PPRE2)
|
|
|
|
* HSE Frequency(Hz) : 25000000 (STM32_BOARD_XTAL)
|
|
|
|
* PLLM : 25 (STM32_PLLCFG_PLLM)
|
|
|
|
* PLLN : 336 (STM32_PLLCFG_PLLN)
|
|
|
|
* PLLP : 2 (STM32_PLLCFG_PLLP)
|
|
|
|
* PLLQ : 7 (STM32_PLLCFG_PPQ)
|
|
|
|
* Main regulator output voltage : Scale1 mode Needed for high speed SYSCLK
|
|
|
|
* Flash Latency(WS) : 5
|
|
|
|
* Prefetch Buffer : OFF
|
|
|
|
* Instruction cache : ON
|
|
|
|
* Data cache : ON
|
|
|
|
* Require 48MHz for USB OTG FS, : Enabled
|
|
|
|
* SDIO and RNG clock
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* HSI - 16 MHz RC factory-trimmed
|
|
|
|
* LSI - 32 KHz RC
|
|
|
|
* HSE - On-board crystal frequency is 25MHz
|
|
|
|
* LSE - 32.768 kHz
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define STM32_BOARD_XTAL 25000000ul
|
|
|
|
|
|
|
|
#define STM32_HSI_FREQUENCY 16000000ul
|
|
|
|
#define STM32_LSI_FREQUENCY 32000
|
|
|
|
#define STM32_HSE_FREQUENCY STM32_BOARD_XTAL
|
|
|
|
#define STM32_LSE_FREQUENCY 32768
|
|
|
|
|
|
|
|
/* Main PLL Configuration.
|
|
|
|
*
|
|
|
|
* PLL source is HSE
|
|
|
|
* PLL_VCO = (STM32_HSE_FREQUENCY / PLLM) * PLLN
|
|
|
|
* = (25,000,000 / 25) * 336
|
|
|
|
* = 336,000,000
|
|
|
|
* SYSCLK = PLL_VCO / PLLP
|
|
|
|
* = 336,000,000 / 2 = 168,000,000
|
|
|
|
* USB OTG FS, SDIO and RNG Clock
|
|
|
|
* = PLL_VCO / PLLQ
|
|
|
|
* = 48,000,000
|
|
|
|
*/
|
2011-11-22 15:16:38 +01:00
|
|
|
|
2011-11-23 19:18:26 +01:00
|
|
|
#define STM32_PLLCFG_PLLM RCC_PLLCFG_PLLM(25)
|
|
|
|
#define STM32_PLLCFG_PLLN RCC_PLLCFG_PLLN(336)
|
|
|
|
#define STM32_PLLCFG_PLLP RCC_PLLCFG_PLLP_2
|
|
|
|
#define STM32_PLLCFG_PPQ RCC_PLLCFG_PLLQ(7)
|
2011-11-22 15:16:38 +01:00
|
|
|
|
2011-11-23 19:18:26 +01:00
|
|
|
#define STM32_SYSCLK_FREQUENCY 168000000ul
|
2011-11-22 15:16:38 +01:00
|
|
|
|
2011-11-23 19:18:26 +01:00
|
|
|
/* AHB clock (HCLK) is SYSCLK (168MHz) */
|
2011-11-22 15:16:38 +01:00
|
|
|
|
2011-11-23 19:18:26 +01:00
|
|
|
#define STM32_RCC_CFGR_HPRE RCC_CFGR_HPRE_SYSCLK /* HCLK = SYSCLK / 1 */
|
|
|
|
#define STM32_HCLK_FREQUENCY STM32_SYSCLK_FREQUENCY
|
|
|
|
#define STM32_BOARD_HCLK STM32_HCLK_FREQUENCY /* same as above, to satisfy compiler */
|
2011-11-22 15:16:38 +01:00
|
|
|
|
2011-11-23 19:18:26 +01:00
|
|
|
/* APB1 clock (PCLK1) is HCLK/4 (42MHz) */
|
2011-11-22 15:16:38 +01:00
|
|
|
|
2011-12-20 19:28:50 +01:00
|
|
|
#define STM32_RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_HCLKd4 /* PCLK1 = HCLK / 4 */
|
2011-11-23 19:18:26 +01:00
|
|
|
#define STM32_PCLK1_FREQUENCY (STM32_HCLK_FREQUENCY/4)
|
2011-11-22 15:16:38 +01:00
|
|
|
|
2011-12-20 19:28:50 +01:00
|
|
|
/* Timers driven from APB1 will be twice PCLK1 */
|
|
|
|
|
|
|
|
#define STM32_APB1_TIM2_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB1_TIM3_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB1_TIM4_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB1_TIM5_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB1_TIM6_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB1_TIM7_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB1_TIM12_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB1_TIM13_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB1_TIM14_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
2011-12-06 20:31:28 +01:00
|
|
|
/* APB2 clock (PCLK2) is HCLK/2 (84MHz) */
|
|
|
|
|
2011-12-20 19:28:50 +01:00
|
|
|
#define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLKd2 /* PCLK2 = HCLK / 2 */
|
2011-12-06 20:31:28 +01:00
|
|
|
#define STM32_PCLK2_FREQUENCY (STM32_HCLK_FREQUENCY/2)
|
|
|
|
|
2011-12-20 19:28:50 +01:00
|
|
|
/* Timers driven from APB12will be twice PCLK2 */
|
|
|
|
|
|
|
|
#define STM32_APB2_TIM1_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
#define STM32_APB2_TIM8_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB2_TIM9_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB2_TIM10_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
#define STM32_APB2_TIM11_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
2011-11-22 15:16:38 +01:00
|
|
|
/* Timer Frequencies, if APBx is set to 1, frequency is same to APBx
|
|
|
|
* otherwise frequency is 2xAPBx.
|
2011-11-23 19:18:26 +01:00
|
|
|
* Note: TIM1,8 are on APB2, others on APB1
|
|
|
|
*/
|
2011-11-22 15:16:38 +01:00
|
|
|
|
|
|
|
#define STM32_TIM18_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
#define STM32_TIM27_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
|
|
|
/* SDIO dividers. Note that slower clocking is required when DMA is disabled
|
|
|
|
* in order to avoid RX overrun/TX underrun errors due to delayed responses
|
|
|
|
* to service FIFOs in interrupt driven mode. These values have not been
|
|
|
|
* tuned!!!
|
|
|
|
*
|
|
|
|
* HCLK=72MHz, SDIOCLK=72MHz, SDIO_CK=HCLK/(178+2)=400 KHz
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define SDIO_INIT_CLKDIV (178 << SDIO_CLKCR_CLKDIV_SHIFT)
|
|
|
|
|
|
|
|
/* DMA ON: HCLK=72 MHz, SDIOCLK=72MHz, SDIO_CK=HCLK/(2+2)=18 MHz
|
|
|
|
* DMA OFF: HCLK=72 MHz, SDIOCLK=72MHz, SDIO_CK=HCLK/(3+2)=14.4 MHz
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifdef CONFIG_SDIO_DMA
|
|
|
|
# define SDIO_MMCXFR_CLKDIV (2 << SDIO_CLKCR_CLKDIV_SHIFT)
|
|
|
|
#else
|
|
|
|
# define SDIO_MMCXFR_CLKDIV (3 << SDIO_CLKCR_CLKDIV_SHIFT)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* DMA ON: HCLK=72 MHz, SDIOCLK=72MHz, SDIO_CK=HCLK/(1+2)=24 MHz
|
|
|
|
* DMA OFF: HCLK=72 MHz, SDIOCLK=72MHz, SDIO_CK=HCLK/(3+2)=14.4 MHz
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifdef CONFIG_SDIO_DMA
|
|
|
|
# define SDIO_SDXFR_CLKDIV (1 << SDIO_CLKCR_CLKDIV_SHIFT)
|
|
|
|
#else
|
|
|
|
# define SDIO_SDXFR_CLKDIV (3 << SDIO_CLKCR_CLKDIV_SHIFT)
|
|
|
|
#endif
|
|
|
|
|
2011-12-09 18:03:16 +01:00
|
|
|
/* Ethernet *************************************************************************/
|
|
|
|
/* We need to provide clocking to the MII PHY via MCO1 (PA8) */
|
|
|
|
|
|
|
|
#if defined(CONFIG_NET) && defined(CONFIG_STM32_ETHMAC)
|
|
|
|
|
|
|
|
# if !defined(CONFIG_STM32_MII)
|
|
|
|
# warning "CONFIG_STM32_MII required for Ethernet"
|
|
|
|
# elif !defined(CONFIG_STM32_MII_MCO1)
|
|
|
|
# warning "CONFIG_STM32_MII_MCO1 required for Ethernet MII"
|
|
|
|
# else
|
|
|
|
|
|
|
|
/* Output HSE clock (25MHz) on MCO1 pin (PA8) to clock the PHY */
|
|
|
|
|
|
|
|
# define BOARD_CFGR_MC01_SOURCE RCC_CFGR_MCO1_HSE
|
|
|
|
# define BOARD_CFGR_MC01_DIVIDER RCC_CFGR_MCO1PRE_NONE
|
2011-11-22 15:16:38 +01:00
|
|
|
|
2011-12-09 18:03:16 +01:00
|
|
|
# endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* LED definitions ******************************************************************/
|
2011-11-24 02:34:10 +01:00
|
|
|
/* The STM3240G-EVAL board has 4 LEDs that we will encode as: */
|
|
|
|
|
|
|
|
#define LED_STARTED 0 /* LED1 */
|
|
|
|
#define LED_HEAPALLOCATE 1 /* LED2 */
|
|
|
|
#define LED_IRQSENABLED 2 /* LED1 + LED2 */
|
|
|
|
#define LED_STACKCREATED 3 /* LED3 */
|
|
|
|
#define LED_INIRQ 4 /* LED1 + LED3 */
|
|
|
|
#define LED_SIGNAL 5 /* LED2 + LED3 */
|
|
|
|
#define LED_ASSERTION 6 /* LED1 + LED2 + LED3 */
|
|
|
|
#define LED_PANIC 7 /* N/C + N/C + N/C + LED4 */
|
|
|
|
|
2011-12-09 18:03:16 +01:00
|
|
|
/* Button definitions ***************************************************************/
|
2011-11-24 02:34:10 +01:00
|
|
|
/* The STM3240G-EVAL supports three buttons: */
|
|
|
|
|
|
|
|
#define BUTTON_WAKEUP 0
|
|
|
|
#define BUTTON_TAMPER 1
|
|
|
|
#define BUTTON_USER 2
|
|
|
|
|
|
|
|
#define NUM_BUTTONS 3
|
|
|
|
|
|
|
|
#define BUTTON_WAKEUP_BIT (1 << BUTTON_WAKEUP)
|
|
|
|
#define BUTTON_TAMPER_BIT (1 << BUTTON_TAMPER)
|
|
|
|
#define BUTTON_USER_BIT (1 << BUTTON_USER)
|
2011-11-22 15:16:38 +01:00
|
|
|
|
2011-11-22 21:07:42 +01:00
|
|
|
/* Alternate function pin selections ************************************************/
|
|
|
|
|
|
|
|
/* UART3:
|
2011-12-09 18:03:16 +01:00
|
|
|
*
|
2011-11-22 21:07:42 +01:00
|
|
|
* - PC11 is MicroSDCard_D3 & RS232/IrDA_RX (JP22 open)
|
|
|
|
* - PC10 is MicroSDCard_D2 & RSS232/IrDA_TX
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define GPIO_USART3_RX GPIO_USART3_RX_2
|
|
|
|
#define GPIO_USART3_TX GPIO_USART3_TX_2
|
|
|
|
|
2011-12-08 23:14:48 +01:00
|
|
|
/* Ethernet:
|
|
|
|
*
|
|
|
|
* - PA2 is ETH_MDIO
|
|
|
|
* - PC1 is ETH_MDC
|
|
|
|
* - PB5 is ETH_PPS_OUT
|
|
|
|
* - PH2 is ETH_MII_CRS
|
|
|
|
* - PH3 is ETH_MII_COL
|
|
|
|
* - PI10 is ETH_MII_RX_ER
|
|
|
|
* - PH6 is ETH_MII_RXD2
|
|
|
|
* - PH7 is ETH_MII_RXD3
|
|
|
|
* - PC3 is ETH_MII_TX_CLK
|
|
|
|
* - PC2 is ETH_MII_TXD2
|
|
|
|
* - PB8 is ETH_MII_TXD3
|
|
|
|
* - PA1 is ETH_MII_RX_CLK/ETH_RMII_REF_CLK
|
|
|
|
* - PA7 is ETH_MII_RX_DV/ETH_RMII_CRS_DV
|
|
|
|
* - PC4 is ETH_MII_RXD0/ETH_RMII_RXD0
|
|
|
|
* - PC5 is ETH_MII_RXD1/ETH_RMII_RXD1
|
|
|
|
* - PG11 is ETH_MII_TX_EN/ETH_RMII_TX_EN
|
|
|
|
* - PG13 is ETH_MII_TXD0/ETH_RMII_TXD0
|
|
|
|
* - PG14 is ETH_MII_TXD1/ETH_RMII_TXD1
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define GPIO_ETH_PPS_OUT GPIO_ETH_PPS_OUT_1
|
|
|
|
#define GPIO_ETH_MII_CRS GPIO_ETH_MII_CRS_2
|
|
|
|
#define GPIO_ETH_MII_COL GPIO_ETH_MII_COL_2
|
|
|
|
#define GPIO_ETH_MII_RX_ER GPIO_ETH_MII_RX_ER_2
|
|
|
|
#define GPIO_ETH_MII_RXD2 GPIO_ETH_MII_RXD2_2
|
|
|
|
#define GPIO_ETH_MII_RXD3 GPIO_ETH_MII_RXD3_2
|
|
|
|
#define GPIO_ETH_MII_TXD3 GPIO_ETH_MII_TXD3_1
|
|
|
|
#define GPIO_ETH_MII_TX_EN GPIO_ETH_MII_TX_EN_2
|
|
|
|
#define GPIO_ETH_MII_TXD0 GPIO_ETH_MII_TXD0_2
|
|
|
|
#define GPIO_ETH_MII_TXD1 GPIO_ETH_MII_TXD1_2
|
|
|
|
#define GPIO_ETH_RMII_TX_EN GPIO_ETH_RMII_TX_EN_2
|
|
|
|
#define GPIO_ETH_RMII_TXD0 GPIO_ETH_RMII_TXD0_2
|
|
|
|
#define GPIO_ETH_RMII_TXD1 GPIO_ETH_RMII_TXD1_2
|
|
|
|
|
2011-12-20 00:06:41 +01:00
|
|
|
/* PWM
|
|
|
|
*
|
2011-12-20 22:16:39 +01:00
|
|
|
* The STM3240G-Eval has no real on-board PWM devices, but the board can be
|
|
|
|
* configured to output a pulse train using TIM4 CH2. This pin is used by FSMC is
|
|
|
|
* but is also connected to the Motor Control Connector (CN5) just for this
|
2011-12-20 00:06:41 +01:00
|
|
|
* purpose:
|
|
|
|
*
|
2011-12-20 18:31:06 +01:00
|
|
|
* PD13 FSMC_A18 / MC_TIM4_CH2 pin 33 (EnB)
|
2011-12-20 00:06:41 +01:00
|
|
|
*
|
2011-12-20 18:31:06 +01:00
|
|
|
* FSMC must be disabled in this case! PD13 is available at:
|
|
|
|
*
|
|
|
|
* Daughterboard Extension Connector, CN3, pin 32 - available
|
|
|
|
* TFT LCD Connector, CN19, pin 17 -- not available without removing the LCD.
|
2011-12-20 22:16:39 +01:00
|
|
|
* Motor Control Connector CN15, pin 33 -- not available unless you bridge SB14.
|
2011-12-20 00:06:41 +01:00
|
|
|
*/
|
|
|
|
|
2011-12-20 15:41:32 +01:00
|
|
|
#define GPIO_TIM4_CH2 GPIO_TIM4_CH2_2
|
2011-12-20 00:06:41 +01:00
|
|
|
|
2011-12-22 00:31:03 +01:00
|
|
|
/* CAN
|
|
|
|
*
|
|
|
|
* Connector 10 (CN10) is DB-9 male connector that can be used with CAN1 or CAN2.
|
|
|
|
*
|
|
|
|
* JP10 connects CAN1_RX or CAN2_RX to the CAN transceiver
|
|
|
|
* JP3 connects CAN1_TX or CAN2_TX to the CAN transceiver
|
|
|
|
*
|
|
|
|
* CAN signals are then available on CN10 pins:
|
|
|
|
*
|
|
|
|
* CN10 Pin 7 = CANH
|
|
|
|
* CN10 Pin 2 = CANL
|
|
|
|
*
|
|
|
|
* Mapping to STM32 GPIO pins:
|
|
|
|
*
|
|
|
|
* PD0 = FSMC_D2 & CAN1_RX
|
|
|
|
* PD1 = FSMC_D3 & CAN1_TX
|
|
|
|
* PB13 = ULPI_D6 & CAN2_TX
|
|
|
|
* PB5 = ULPI_D7 & CAN2_RX
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define GPIO_CAN1_RX GPIO_CAN1_RX_3
|
|
|
|
#define GPIO_CAN1_TX GPIO_CAN1_TX_3
|
|
|
|
|
|
|
|
#define GPIO_CAN2_RX GPIO_CAN2_RX_2
|
|
|
|
#define GPIO_CAN2_TX GPIO_CAN2_TX_1
|
|
|
|
|
2011-11-22 15:16:38 +01:00
|
|
|
/************************************************************************************
|
|
|
|
* Public Data
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
#if defined(__cplusplus)
|
|
|
|
#define EXTERN extern "C"
|
|
|
|
extern "C" {
|
|
|
|
#else
|
|
|
|
#define EXTERN extern
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Public Function Prototypes
|
|
|
|
************************************************************************************/
|
|
|
|
/************************************************************************************
|
|
|
|
* Name: stm32_boardinitialize
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* All STM32 architectures must provide the following entry point. This entry point
|
|
|
|
* is called early in the intitialization -- after all memory has been configured
|
|
|
|
* and mapped but before any devices have been initialized.
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
EXTERN void stm32_boardinitialize(void);
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Button support.
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* up_buttoninit() must be called to initialize button resources. After
|
|
|
|
* that, up_buttons() may be called to collect the current state of all
|
|
|
|
* buttons or up_irqbutton() may be called to register button interrupt
|
|
|
|
* handlers.
|
|
|
|
*
|
|
|
|
* After up_buttoninit() has been called, up_buttons() may be called to
|
|
|
|
* collect the state of all buttons. up_buttons() returns an 8-bit bit set
|
|
|
|
* with each bit associated with a button. See the BUTTON_*_BIT
|
|
|
|
* definitions in board.h for the meaning of each bit.
|
|
|
|
*
|
|
|
|
* up_irqbutton() may be called to register an interrupt handler that will
|
|
|
|
* be called when a button is depressed or released. The ID value is a
|
|
|
|
* button enumeration value that uniquely identifies a button resource. See the
|
|
|
|
* BUTTON_* definitions in board.h for the meaning of enumeration
|
|
|
|
* value. The previous interrupt handler address is returned (so that it may
|
|
|
|
* restored, if so desired).
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#ifdef CONFIG_ARCH_BUTTONS
|
|
|
|
EXTERN void up_buttoninit(void);
|
|
|
|
EXTERN uint8_t up_buttons(void);
|
|
|
|
#ifdef CONFIG_ARCH_IRQBUTTONS
|
|
|
|
EXTERN xcpt_t up_irqbutton(int id, xcpt_t irqhandler);
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
#if defined(__cplusplus)
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#endif /* __ARCH_BOARD_BOARD_H */
|