2011-08-15 00:47:44 +02:00
|
|
|
/****************************************************************************
|
|
|
|
* arch/arm/src/kinetis/kinetis_pinirq.c
|
|
|
|
*
|
2016-02-14 02:11:09 +01:00
|
|
|
* Copyright (C) 2011, 2013, 2016 Gregory Nutt. All rights reserved.
|
2012-09-13 20:32:24 +02:00
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
2011-08-15 00:47:44 +02:00
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Included Files
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#include <arch/board/board.h>
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
2011-08-15 03:50:35 +02:00
|
|
|
#include <assert.h>
|
|
|
|
#include <debug.h>
|
|
|
|
|
2016-02-14 02:11:09 +01:00
|
|
|
#include <nuttx/irq.h>
|
2011-08-15 00:47:44 +02:00
|
|
|
#include <nuttx/arch.h>
|
2011-08-15 03:50:35 +02:00
|
|
|
|
2011-08-15 20:07:54 +02:00
|
|
|
#include "up_arch.h"
|
2011-08-15 00:47:44 +02:00
|
|
|
#include "up_internal.h"
|
2011-08-15 20:07:54 +02:00
|
|
|
|
2015-12-30 01:07:11 +01:00
|
|
|
#include "kinetis.h"
|
2016-07-01 22:07:14 +02:00
|
|
|
#include "chip/kinetis_port.h"
|
2011-08-15 00:47:44 +02:00
|
|
|
|
2016-07-22 22:30:37 +02:00
|
|
|
#ifdef CONFIG_KINETIS_GPIOIRQ
|
2011-08-15 00:47:44 +02:00
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Pre-processor Definitions
|
|
|
|
****************************************************************************/
|
|
|
|
/* Configuration ************************************************************/
|
2011-08-15 03:50:35 +02:00
|
|
|
/* The Kinetis port interrupt logic is very flexible and will program interrupts on
|
|
|
|
* most all pin events. In order to keep the memory usage to a minimum, the NuttX
|
|
|
|
* port supports enabling interrupts on a per-port basis.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#if defined (CONFIG_KINETIS_PORTAINTS) || defined (CONFIG_KINETIS_PORTBINTS) || \
|
|
|
|
defined (CONFIG_KINETIS_PORTCINTS) || defined (CONFIG_KINETIS_PORTDINTS) || \
|
|
|
|
defined (CONFIG_KINETIS_PORTEINTS)
|
2011-08-15 20:07:54 +02:00
|
|
|
# define HAVE_PORTINTS 1
|
2011-08-15 00:47:44 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Private Types
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Private Data
|
|
|
|
****************************************************************************/
|
2011-08-15 03:50:35 +02:00
|
|
|
/* Per pin port interrupt vectors. NOTE: Not all pins in each port
|
|
|
|
* correspond to externally available GPIOs. However, I believe that the
|
|
|
|
* Kinesis will support interrupts even if the pin is not available as
|
|
|
|
* a GPIO. Hence, we need to support all 32 pins for each port. To keep the
|
|
|
|
* memory usage at a minimum, the logic may be configure per port.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifdef CONFIG_KINETIS_PORTAINTS
|
|
|
|
static xcpt_t g_portaisrs[32];
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTBINTS
|
|
|
|
static xcpt_t g_portbisrs[32];
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTCINTS
|
|
|
|
static xcpt_t g_portcisrs[32];
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTDINTS
|
|
|
|
static xcpt_t g_portdisrs[32];
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTEINTS
|
|
|
|
static xcpt_t g_porteisrs[32];
|
|
|
|
#endif
|
2011-08-15 00:47:44 +02:00
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Private Functions
|
|
|
|
****************************************************************************/
|
|
|
|
|
2011-08-15 03:50:35 +02:00
|
|
|
/****************************************************************************
|
|
|
|
* Name: kinetis_portinterrupt
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* Common port interrupt handling.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#ifdef HAVE_PORTINTS
|
2011-08-15 20:07:54 +02:00
|
|
|
static int kinetis_portinterrupt(int irq, FAR void *context,
|
|
|
|
uintptr_t addr, xcpt_t *isrtab)
|
2011-08-15 03:50:35 +02:00
|
|
|
{
|
|
|
|
uint32_t isfr = getreg32(addr);
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/* Examine each pin in the port */
|
|
|
|
|
|
|
|
for (i = 0; i < 32 && isfr != 0; i++)
|
|
|
|
{
|
|
|
|
/* A bit set in the ISR means that an interrupt is pending for this
|
|
|
|
* pin. If the pin is programmed for level sensitive inputs, then
|
|
|
|
* the interrupt handling logic MUST disable the interrupt (or cause
|
|
|
|
* the level to change) to prevent infinite interrupts.
|
|
|
|
*/
|
|
|
|
|
|
|
|
uint32_t bit = (1 << i);
|
2015-10-06 01:13:53 +02:00
|
|
|
if ((isfr & bit) != 0)
|
2011-08-15 03:50:35 +02:00
|
|
|
{
|
|
|
|
/* I think that bits may be set in the ISFR for DMA activities
|
|
|
|
* well. So, no error is declared if there is no registered
|
|
|
|
* interrupt handler for the pin.
|
|
|
|
*/
|
|
|
|
|
2011-08-15 20:07:54 +02:00
|
|
|
if (isrtab[i])
|
2011-08-15 03:50:35 +02:00
|
|
|
{
|
|
|
|
/* There is a registered interrupt handler... invoke it */
|
|
|
|
|
2011-08-15 20:07:54 +02:00
|
|
|
(void)isrtab[i](irq, context);
|
2011-08-15 03:50:35 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Writing a one to the ISFR register will clear the pending
|
|
|
|
* interrupt. If pin is configured to generate a DMA request
|
|
|
|
* then the ISFR bit will be cleared automatically at the
|
|
|
|
* completion of the requested DMA transfer. If configured for
|
|
|
|
* a level sensitive interrupt and the pin remains asserted and
|
|
|
|
* the bit will set again immediately after it is cleared.
|
|
|
|
*/
|
|
|
|
|
|
|
|
isfr &= ~bit;
|
|
|
|
putreg32(bit, addr);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return OK;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Name: kinetis_portXinterrupt
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* Handle interrupts arriving on individual ports
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#ifdef CONFIG_KINETIS_PORTAINTS
|
2017-02-27 13:27:56 +01:00
|
|
|
static int kinetis_portainterrupt(int irq, FAR void *context, FAR void *arg)
|
2011-08-15 03:50:35 +02:00
|
|
|
{
|
|
|
|
return kinetis_portinterrupt(irq, context, KINETIS_PORTA_ISFR, g_portaisrs);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTBINTS
|
2017-02-27 13:27:56 +01:00
|
|
|
static int kinetis_portbinterrupt(int irq, FAR void *context, FAR void *arg)
|
2011-08-15 03:50:35 +02:00
|
|
|
{
|
|
|
|
return kinetis_portinterrupt(irq, context, KINETIS_PORTB_ISFR, g_portbisrs);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTCINTS
|
2017-02-27 13:27:56 +01:00
|
|
|
static int kinetis_portcinterrupt(int irq, FAR void *context, FAR void *arg)
|
2011-08-15 03:50:35 +02:00
|
|
|
{
|
|
|
|
return kinetis_portinterrupt(irq, context, KINETIS_PORTC_ISFR, g_portcisrs);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTDINTS
|
2017-02-27 13:27:56 +01:00
|
|
|
static int kinetis_portdinterrupt(int irq, FAR void *context, FAR void *arg)
|
2011-08-15 03:50:35 +02:00
|
|
|
{
|
|
|
|
return kinetis_portinterrupt(irq, context, KINETIS_PORTD_ISFR, g_portdisrs);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTEINTS
|
2017-02-27 13:27:56 +01:00
|
|
|
static int kinetis_porteinterrupt(int irq, FAR void *context, FAR void *arg)
|
2011-08-15 03:50:35 +02:00
|
|
|
{
|
|
|
|
return kinetis_portinterrupt(irq, context, KINETIS_PORTE_ISFR, g_porteisrs);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2011-08-15 00:47:44 +02:00
|
|
|
/****************************************************************************
|
|
|
|
* Public Functions
|
|
|
|
****************************************************************************/
|
|
|
|
|
2011-08-15 03:50:35 +02:00
|
|
|
/****************************************************************************
|
2011-08-15 00:47:44 +02:00
|
|
|
* Name: kinetis_pinirqinitialize
|
|
|
|
*
|
|
|
|
* Description:
|
2011-08-15 03:50:35 +02:00
|
|
|
* Initialize logic to support a second level of interrupt decoding for
|
|
|
|
* GPIO pins.
|
2011-08-15 00:47:44 +02:00
|
|
|
*
|
2011-08-15 03:50:35 +02:00
|
|
|
****************************************************************************/
|
2011-08-15 00:47:44 +02:00
|
|
|
|
|
|
|
void kinetis_pinirqinitialize(void)
|
|
|
|
{
|
2011-08-15 03:50:35 +02:00
|
|
|
#ifdef CONFIG_KINETIS_PORTAINTS
|
2017-02-27 13:27:56 +01:00
|
|
|
(void)irq_attach(KINETIS_IRQ_PORTA, kinetis_portainterrupt, NULL);
|
2011-08-15 03:50:35 +02:00
|
|
|
putreg32(0xffffffff, KINETIS_PORTA_ISFR);
|
|
|
|
up_enable_irq(KINETIS_IRQ_PORTA);
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTBINTS
|
2017-02-27 13:27:56 +01:00
|
|
|
(void)irq_attach(KINETIS_IRQ_PORTB, kinetis_portbinterrupt, NULL);
|
2011-08-15 03:50:35 +02:00
|
|
|
putreg32(0xffffffff, KINETIS_PORTB_ISFR);
|
|
|
|
up_enable_irq(KINETIS_IRQ_PORTB);
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTCINTS
|
2017-02-27 13:27:56 +01:00
|
|
|
(void)irq_attach(KINETIS_IRQ_PORTC, kinetis_portcinterrupt, NULL);
|
2011-08-15 03:50:35 +02:00
|
|
|
putreg32(0xffffffff, KINETIS_PORTC_ISFR);
|
|
|
|
up_enable_irq(KINETIS_IRQ_PORTC);
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTDINTS
|
2017-02-27 13:27:56 +01:00
|
|
|
(void)irq_attach(KINETIS_IRQ_PORTD, kinetis_portdinterrupt, NULL);
|
2011-08-15 03:50:35 +02:00
|
|
|
putreg32(0xffffffff, KINETIS_PORTD_ISFR);
|
|
|
|
up_enable_irq(KINETIS_IRQ_PORTD);
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTEINTS
|
2017-02-27 13:27:56 +01:00
|
|
|
(void)irq_attach(KINETIS_IRQ_PORTE, kinetis_porteinterrupt, NULL);
|
2011-08-15 03:50:35 +02:00
|
|
|
putreg32(0xffffffff, KINETIS_PORTE_ISFR);
|
|
|
|
up_enable_irq(KINETIS_IRQ_PORTE);
|
|
|
|
#endif
|
2011-08-15 00:47:44 +02:00
|
|
|
}
|
|
|
|
|
2011-08-15 03:50:35 +02:00
|
|
|
/****************************************************************************
|
2011-08-16 00:11:24 +02:00
|
|
|
* Name: kinetis_pinirqattach
|
2011-08-15 00:47:44 +02:00
|
|
|
*
|
|
|
|
* Description:
|
2011-08-16 00:11:24 +02:00
|
|
|
* Attach a pin interrupt handler. The normal initalization sequence is:
|
|
|
|
*
|
|
|
|
* 1. Call kinetis_pinconfig() to configure the interrupting pin (pin interrupts
|
|
|
|
* will be disabled.
|
|
|
|
* 2. Call kinetis_pinirqattach() to attach the pin interrupt handling function.
|
|
|
|
* 3. Call kinetis_pinirqenable() to enable interrupts on the pin.
|
2011-08-15 00:47:44 +02:00
|
|
|
*
|
|
|
|
* Parameters:
|
|
|
|
* - pinset: Pin configuration
|
|
|
|
* - pinisr: Pin interrupt service routine
|
|
|
|
*
|
|
|
|
* Returns:
|
2011-08-15 03:50:35 +02:00
|
|
|
* The previous value of the interrupt handler function pointer. This
|
|
|
|
* value may, for example, be used to restore the previous handler whe
|
|
|
|
* multiple handlers are used.
|
2011-08-15 00:47:44 +02:00
|
|
|
*
|
2011-08-15 03:50:35 +02:00
|
|
|
****************************************************************************/
|
2011-08-15 00:47:44 +02:00
|
|
|
|
2011-08-16 00:11:24 +02:00
|
|
|
xcpt_t kinetis_pinirqattach(uint32_t pinset, xcpt_t pinisr)
|
2011-08-15 00:47:44 +02:00
|
|
|
{
|
2011-08-15 03:50:35 +02:00
|
|
|
#ifdef HAVE_PORTINTS
|
2011-08-15 20:07:54 +02:00
|
|
|
xcpt_t *isrtab;
|
2011-08-15 03:50:35 +02:00
|
|
|
xcpt_t oldisr;
|
|
|
|
irqstate_t flags;
|
|
|
|
unsigned int port;
|
|
|
|
unsigned int pin;
|
2011-08-15 00:47:44 +02:00
|
|
|
|
|
|
|
/* It only makes sense to call this function for input pins that are configured
|
|
|
|
* as interrupts.
|
|
|
|
*/
|
|
|
|
|
|
|
|
DEBUGASSERT((pinset & _PIN_INTDMA_MASK) == _PIN_INTERRUPT);
|
|
|
|
DEBUGASSERT((pinset & _PIN_IO_MASK) == _PIN_INPUT);
|
|
|
|
|
2011-08-15 03:50:35 +02:00
|
|
|
/* Get the port number and pin number */
|
|
|
|
|
2011-08-15 20:07:54 +02:00
|
|
|
port = (pinset & _PIN_PORT_MASK) >> _PIN_PORT_SHIFT;
|
|
|
|
pin = (pinset & _PIN_MASK) >> _PIN_SHIFT;
|
2011-08-15 03:50:35 +02:00
|
|
|
|
|
|
|
/* Get the table associated with this port */
|
|
|
|
|
|
|
|
DEBUGASSERT(port < KINETIS_NPORTS);
|
2016-02-14 02:11:09 +01:00
|
|
|
flags = enter_critical_section();
|
2011-08-15 03:50:35 +02:00
|
|
|
switch (port)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_KINETIS_PORTAINTS
|
|
|
|
case KINETIS_PORTA :
|
2011-08-15 20:07:54 +02:00
|
|
|
isrtab = g_portaisrs;
|
2011-08-15 03:50:35 +02:00
|
|
|
break;
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTBINTS
|
|
|
|
case KINETIS_PORTB :
|
2011-08-15 20:07:54 +02:00
|
|
|
isrtab = g_portbisrs;
|
2011-08-15 03:50:35 +02:00
|
|
|
break;
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTCINTS
|
|
|
|
case KINETIS_PORTC :
|
2011-08-15 20:07:54 +02:00
|
|
|
isrtab = g_portcisrs;
|
2011-08-15 03:50:35 +02:00
|
|
|
break;
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTDINTS
|
|
|
|
case KINETIS_PORTD :
|
2011-08-15 20:07:54 +02:00
|
|
|
isrtab = g_portdisrs;
|
2011-08-15 03:50:35 +02:00
|
|
|
break;
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_KINETIS_PORTEINTS
|
|
|
|
case KINETIS_PORTE :
|
2011-08-15 20:07:54 +02:00
|
|
|
isrtab = g_porteisrs;
|
2011-08-15 03:50:35 +02:00
|
|
|
break;
|
|
|
|
#endif
|
|
|
|
default:
|
2016-02-14 02:11:09 +01:00
|
|
|
leave_critical_section(flags);
|
2011-08-15 03:50:35 +02:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Get the old PIN ISR and set the new PIN ISR */
|
|
|
|
|
2011-08-15 20:07:54 +02:00
|
|
|
oldisr = isrtab[pin];
|
|
|
|
isrtab[pin] = pinisr;
|
2011-08-15 03:50:35 +02:00
|
|
|
|
|
|
|
/* And return the old PIN isr address */
|
|
|
|
|
2016-02-14 02:11:09 +01:00
|
|
|
leave_critical_section(flags);
|
2011-08-15 03:50:35 +02:00
|
|
|
return oldisr;
|
2011-08-15 20:07:54 +02:00
|
|
|
#else
|
|
|
|
return NULL;
|
|
|
|
#endif /* HAVE_PORTINTS */
|
2011-08-15 00:47:44 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Name: kinetis_pinirqenable
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* Enable the interrupt for specified pin IRQ
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
void kinetis_pinirqenable(uint32_t pinset)
|
|
|
|
{
|
2011-08-15 03:50:35 +02:00
|
|
|
#ifdef HAVE_PORTINTS
|
2011-08-15 00:47:44 +02:00
|
|
|
uintptr_t base;
|
|
|
|
uint32_t regval;
|
|
|
|
unsigned int port;
|
|
|
|
unsigned int pin;
|
|
|
|
|
|
|
|
/* Get the port number and pin number */
|
|
|
|
|
|
|
|
port = (pinset & _PIN_PORT_MASK) >> _PIN_PORT_SHIFT;
|
|
|
|
pin = (pinset & _PIN_MASK) >> _PIN_SHIFT;
|
|
|
|
|
|
|
|
DEBUGASSERT(port < KINETIS_NPORTS);
|
|
|
|
if (port < KINETIS_NPORTS)
|
|
|
|
{
|
2011-08-15 20:07:54 +02:00
|
|
|
/* Get the base address of PORT block for this port */
|
|
|
|
|
|
|
|
base = KINETIS_PORT_BASE(port);
|
|
|
|
|
2011-08-15 00:47:44 +02:00
|
|
|
/* Modify the IRQC field of the port PCR register in order to enable
|
|
|
|
* the interrupt.
|
|
|
|
*/
|
|
|
|
|
|
|
|
regval = getreg32(base + KINETIS_PORT_PCR_OFFSET(pin));
|
|
|
|
regval &= ~PORT_PCR_IRQC_MASK;
|
|
|
|
|
|
|
|
switch (pinset & _PIN_INT_MASK)
|
|
|
|
{
|
|
|
|
case PIN_INT_ZERO : /* Interrupt when logic zero */
|
|
|
|
regval |= PORT_PCR_IRQC_ZERO;
|
|
|
|
break;
|
|
|
|
|
2015-10-06 01:13:53 +02:00
|
|
|
case PIN_INT_RISING : /* Interrupt on rising edge */
|
2011-08-15 00:47:44 +02:00
|
|
|
regval |= PORT_PCR_IRQC_RISING;
|
|
|
|
break;
|
|
|
|
|
2016-04-20 14:41:51 +02:00
|
|
|
case PIN_INT_FALLING : /* Interrupt on falling edge */
|
2011-08-15 00:47:44 +02:00
|
|
|
regval |= PORT_PCR_IRQC_FALLING;
|
|
|
|
break;
|
|
|
|
|
2016-04-20 14:41:51 +02:00
|
|
|
case PIN_INT_BOTH : /* Interrupt on either edge */
|
2011-08-15 00:47:44 +02:00
|
|
|
regval |= PORT_PCR_IRQC_BOTH;
|
|
|
|
break;
|
|
|
|
|
2016-04-20 14:41:51 +02:00
|
|
|
case PIN_INT_ONE : /* Interrupt when logic one */
|
2011-08-15 00:47:44 +02:00
|
|
|
regval |= PORT_PCR_IRQC_ONE;
|
|
|
|
break;
|
|
|
|
|
2016-04-20 14:41:51 +02:00
|
|
|
case PIN_DMA_RISING : /* DMA on rising edge */
|
|
|
|
regval |= PORT_PCR_IRQC_DMARISING;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case PIN_DMA_FALLING : /* DMA on falling edge */
|
|
|
|
regval |= PORT_PCR_IRQC_DMAFALLING;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case PIN_DMA_BOTH : /* DMA on either edge */
|
|
|
|
regval |= PORT_PCR_IRQC_DMABOTH;
|
|
|
|
break;
|
|
|
|
|
2011-08-15 00:47:44 +02:00
|
|
|
default:
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
putreg32(regval, base + KINETIS_PORT_PCR_OFFSET(pin));
|
|
|
|
}
|
2011-08-15 20:07:54 +02:00
|
|
|
#endif /* HAVE_PORTINTS */
|
2011-08-15 00:47:44 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Name: kinetis_pinirqdisable
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* Disable the interrupt for specified pin
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
void kinetis_pinirqdisable(uint32_t pinset)
|
|
|
|
{
|
2011-08-15 03:50:35 +02:00
|
|
|
#ifdef HAVE_PORTINTS
|
2011-08-15 00:47:44 +02:00
|
|
|
uintptr_t base;
|
|
|
|
uint32_t regval;
|
|
|
|
unsigned int port;
|
|
|
|
unsigned int pin;
|
|
|
|
|
|
|
|
/* Get the port number and pin number */
|
|
|
|
|
|
|
|
port = (pinset & _PIN_PORT_MASK) >> _PIN_PORT_SHIFT;
|
|
|
|
pin = (pinset & _PIN_MASK) >> _PIN_SHIFT;
|
|
|
|
|
|
|
|
DEBUGASSERT(port < KINETIS_NPORTS);
|
|
|
|
if (port < KINETIS_NPORTS)
|
|
|
|
{
|
2011-08-15 20:07:54 +02:00
|
|
|
/* Get the base address of PORT block for this port */
|
|
|
|
|
|
|
|
base = KINETIS_PORT_BASE(port);
|
|
|
|
|
2011-08-15 00:47:44 +02:00
|
|
|
/* Clear the IRQC field of the port PCR register in order to disable
|
|
|
|
* the interrupt.
|
|
|
|
*/
|
|
|
|
|
|
|
|
regval = getreg32(base + KINETIS_PORT_PCR_OFFSET(pin));
|
|
|
|
regval &= ~PORT_PCR_IRQC_MASK;
|
|
|
|
putreg32(regval, base + KINETIS_PORT_PCR_OFFSET(pin));
|
|
|
|
}
|
2011-08-15 20:07:54 +02:00
|
|
|
#endif /* HAVE_PORTINTS */
|
2011-08-15 00:47:44 +02:00
|
|
|
}
|
2016-07-22 22:30:37 +02:00
|
|
|
#endif /* CONFIG_KINETIS_GPIOIRQ */
|