sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
54,154 Commits 1 Branch 0 Tags 291 MiB
5a39e83c05
Commit Graph

323 Commits

Author SHA1 Message Date
SPRESENSE
2cc9221c09 arch: cxd56xx: Add logic for i2c reset 
Add ARCH_HAVE_I2CRESET configration to ARCH_CHIP_CXD56XX
and implement i2c reset function.
 2024-08-27 12:29:46 +02:00
guoshichao
dd8b630b0d nuttx: add GREENHILLS compiler config option 
Signed-off-by: guoshichao <guoshichao@xiaomi.com>
 2024-08-27 01:56:34 +08:00
Yanfeng Liu
74080e8659 arm/qemu: use WFI to avoid busy loop 
This adds WFI based up_idle() for arm/qemu to fix busy loop.

Signed-off-by: Yanfeng Liu <yfliu2008@qq.com>
 2024-08-23 15:09:44 +08:00
chenrun1
8e1a042eef nuttx/atomic.h:Fix missing type declarations at compile time 
Summary:
  1.Modify the conditions for entering different include header files
  2.Added pre-definition for _Atomic _Bool when it is missing
  3.Added nuttx for stdatomic implementation. When toolchain does not support atomic, use lib/stdatomic to implement it

Signed-off-by: chenrun1 <chenrun1@xiaomi.com>
 2024-08-22 01:44:29 +08:00
anjiahao
029411f00c arm:Select ram vector on armv6m 
Signed-off-by: anjiahao <anjiahao@xiaomi.com>
 2024-08-12 00:09:56 +08:00
Takuya Miyashita
146975d069 arch: cxd32xx: Add cxd32xx SoC support 
Supported drivers
 - Serial(PL011), Timer, NVIC
 2024-06-04 22:21:56 +08:00
raiden00pl
dd611b9c5b arch/nrf91: enable FPU 
according to manual:
  The FPU is not affected by any security configuration.
  Thus, it appears as not present in PERIPHID[n].PERM
  register located in the SPU
 2024-04-28 08:49:46 +08:00
anjiahao
1ea10ddacc mps3:Support NuttX running on qemu cortex-m55 
Signed-off-by: anjiahao <anjiahao@xiaomi.com>
 2024-04-26 18:42:35 -03:00
Nicolas Lemblé
63782c7ff2 arch/xmc4 Add tickless support 2024-03-11 13:56:07 -03:00
chao an
45cca933f8 CMake: arm/armv8-r: init armv8-r cmake build 
Test cmake build on aarch32 fvp:
$ cmake -B build -DBOARD_CONFIG=fvp-armv8r-aarch32/nsh -GNinja
$ cmake --build build

Signed-off-by: chao an <anchao@lixiang.com>
 2024-01-15 00:46:52 -08:00
anjiahao
bb0a706bdc arch/arm:add up_debugpoint api 
on armv8-m/armv7-m,implement breakpoint & watchpoint using FBP & DWT

Signed-off-by: anjiahao <anjiahao@xiaomi.com>
 2023-12-11 08:43:26 -08:00
simbit18
3442af4a19 Fix Kconfig style 
Remove extra TABs
Add comments
 2023-12-09 13:44:46 -08:00
chao an
88dd492e4d arm/clang: clang must depends on the implementation of the math library 
Since picolibc used by clang-17 does not provide an implementation of libm,
if you want to use clang, please must specify a libm as an option.

Signed-off-by: chao an <anchao@xiaomi.com>
 2023-11-29 03:58:05 -08:00
raiden00pl
761bddcab8 arch: add a flag indicating that the chip doesn't support DMA transfer from/to FLASH 2023-09-29 21:04:02 +08:00
Petteri Aimonen
76f6d340ee stm32: Add architecture adjtime() support 
Based on the samv7 implementation, adjusts systick period.
 2023-09-29 13:03:10 +08:00
wangming9
029bbf6bbd arch/arm: Enable FPU on qemu and goldfish platforms 
Signed-off-by: yangguangcai <yangguangcai@xiaomi.com>
 2023-09-23 08:42:00 +02:00
xiao
1487aa267e add Artery at32 
check nxstyle

check nxstyle
 2023-09-20 02:07:55 +08:00
Shanmin Zhang
b9fb9bea1d arm: support reboot / poweroff for qemu virt arm 
Signed-off-by: Shanmin Zhang <zhangshanmin@xiaomi.com>
 2023-09-12 21:57:13 +08:00
wangming9
c8a4bdf21a arch/arm: GoldFish Platform support 
Summary:
    Adding virtual evaluate platform GoldFish. Which is based on
    Android Goldfish Emulator, it's a ARM virt board but Android
    enhance it with more featue.
    The patch set goldfish as a arm chip.

Signed-off-by: wangming9 <wangming9@xiaomi.com>
 2023-09-10 23:10:06 +08:00
Philippe Leduc
98e998b934 Add i2c support for the i.MX8MP 
Enable INA219 on the Verdin board
 2023-08-31 10:35:46 -03:00
raiden00pl
a6c25f657d arch/stm32h7: add CM4 core support 2023-08-26 03:35:32 +08:00
Philippe Leduc
e084c52e12 Add i.MX8MP Cortex-M7 port for NuttX 2023-08-24 20:10:48 +08:00
liaoao
9231dbe716 cpuinfo:armv6: select ARCH_HAVE_CPUINFO by default 
Signed-off-by: liaoao <liaoao@xiaomi.com>
 2023-08-21 17:33:50 +08:00
wangming9
e953715e6d arch/arm: add qemu support for ARM32 
Signed-off-by: wangming9 <wangming9@xiaomi.com>
 2023-08-15 23:56:41 +08:00
Xiang Xiao
bd30d1a4d5 arch: Move trustzone related setting to common place 
to share the security setting between arm32 and arm64

Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-08-13 08:43:01 +02:00
Xiang Xiao
b183114d43 arch/arm: Change the default value to ARCH_TRUSTZONE_NONSECURE 
since nuttx normally run inside the non secure execution environment

Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-08-13 08:43:01 +02:00
kcheshmedzhiev
ea87d008a0 Initial support for NUCLEO-U5A5ZJ-Q board 
Fix for ci error

Typo changes

Fixed typo in boards/arm/stm32u5/nucleo-u5a5zj-q/src/stm32_bringup.c

Typo changes

Typo fixes

Typo fixes

Typo changes

Typo changes

Typo changes
 2023-07-23 18:42:05 -07:00
chao an
ee6e2ce149 arch/perf: add ARCH_HAVE_PERF_EVENTS to support hardware perf events 
The implementation of up_perf_*() is in a different static library in nuttx:

Hardware: libarch.a
Software: libdrivers.a (weak function)

Since functions with weak attributes cannot be correctly replaced in multiple static libraries,
this PR will use macros to replace whether the arch supports hardware perf events

Signed-off-by: chao an <anchao@xiaomi.com>
 2023-07-21 20:43:30 +08:00
raiden00pl
1a6d507422 arch/{nrf52|nrf53|nrf91}: rename NRFxx to nRFxx to be compatible with the manufacturer's nomenclature 2023-07-03 00:52:01 +08:00
raiden00pl
56961d9f34 arch/arm: initial support for NRF91 
Port based on arch/arm/nrf53.

Modem not fully supported yet. At the moment, initialization and AT interface work.
Sockets and GNSS interface will be added later.
 2023-07-02 10:10:35 -03:00
simbit18
f930b4f6f5 Fix Kconfig style 
Remove TABs from Kconfig files
Replace help => ---help---
Add comments
 2023-06-20 12:54:50 -03:00
Alexander Merkle
961a68b4cf arch/arm: initial FPU support for armv8r aarch32 
CortexR52 can have a optional FPU.
- VFPv3 with FP16
- Option 1: 16 x double-prevision registers - -mfpu=vfpv3-d16-fp16
- Option 1: 32 x double-prevision registers - -mfpu=vfpv3-fp16
 2023-06-04 16:49:34 -03:00
Alexander Merkle
c661e26e86 board: add CortexR52 FVP AEMv8R platform 
see board/arm/fvp-v8r-aarch32/fvp-armv8r-aarch32/scripts/readme.txt

Port is highly based on fvp-v8r AARCH32 port.
 2023-06-01 09:51:03 -03:00
Alexander Merkle
f6695738e1 arch/arm: add ARMv8-r(Cortex-R52) support 
Basic work required for uniprocessor CortexR52 (ARMv8R AARCH32) using
GICv3 and CP15 mapped arch timer.

Tested on ARM FVP 11.20.

Port is based on ARMv8R AARCH64 and ARMv7R code. Excuse possible copy-paste leftovers.
 2023-06-01 09:51:03 -03:00
liaoao
db53c7abcf procfs：add armv8-m cpuinfo 
Signed-off-by: liaoao <liaoao@xiaomi.com>
 2023-05-27 03:29:41 +08:00
liaoao
1abe90c7cd procfs：add armv7-r cpuinfo 
Signed-off-by: liaoao <liaoao@xiaomi.com>
 2023-05-27 03:29:41 +08:00
liaoao
5c5d9420af procfs：add armv7-a cpuinfo 
Signed-off-by: liaoao <liaoao@xiaomi.com>
 2023-05-27 03:29:41 +08:00
liaoao
108c47c07b procfs：add armv7-m cpuinfo 
Signed-off-by: liaoao <liaoao@xiaomi.com>
 2023-05-27 03:29:41 +08:00
Michael Jung
efa2a95163 Update stm32l562e-dk:nsh 
- Update TrustedFirmare-M instructions to latest version of STM32CubeL5
- Increase idle thread stack size to not overflow during system init
- Select ARCH_HAVE_TRUSTZONE for STM32L5
- Set CONFIG_ARCH_TRUSTZONE_NONSECURE for stm32l562e-dk:nsh, since NuttX
  is running in the Non-secure world.

See https://github.com/apache/nuttx/issues/9316

Signed-off-by: Michael Jung <michael.jung@secore.ly>
 2023-05-25 16:04:30 +08:00
chao an
60d188353c arm/unwind: EABI unwind needs frame pointer support 
Signed-off-by: chao an <anchao@xiaomi.com>
 2023-04-27 16:38:40 +08:00
Michal Lenc
40d07760f6 samv7: add support for adjtime() interface 
This commit adds deifiniton of get_timer_period() and adj_timer_period()
functions used by adjtime() interface.

Signed-off-by: Michal Lenc <michallenc@seznam.cz>
 2023-04-25 14:37:50 -03:00
raiden00pl
93ac27ff63 arch/nrf53: add PWM support 2023-03-15 22:08:27 +01:00
chao an
815f40c8f1 armv8-m/cortex-m85: add support of PACBTI(Authentication and Branch Target Identification Extension) 
Reference:
https://developer.arm.com/documentation/100748/0617/Security-features-supported-in-Arm-Compiler-for-Embedded/PACBTI-M-extension-mitigations-against-ROP-and-JOP-style-attacks
https://developer.arm.com/documentation/101754/0619/armclang-Reference/armclang-Command-line-Options/-mbranch-protection

Signed-off-by: chao an <anchao@xiaomi.com>
 2023-03-07 07:34:05 +02:00
chao an
b48f9d9b96 arch/arm: correct ARCH_HAVE_DSP to ARM_HAVE_DSP 
Signed-off-by: chao an <anchao@xiaomi.com>
 2023-03-07 01:27:28 +08:00
raiden00pl
99b0bad94e arch/armv8-m: DSP extension is optional 2023-03-05 09:43:52 +08:00
chao an
e942a7c55e build/Kconfig: fix warnings detected by kconfiglib 
Signed-off-by: chao an <anchao@xiaomi.com>
 2023-02-09 20:07:46 +08:00
chao an
0f35ad29a8 arm/unwinder: set default unwinder type to arm exidx/extab 
Signed-off-by: chao an <anchao@xiaomi.com>
 2023-01-31 00:38:42 +08:00
chao an
d031989e0e arch/arm: make DSP arch extension configurable 
Signed-off-by: chao an <anchao@xiaomi.com>
 2023-01-26 22:39:30 +02:00
wangbowen6
27ea9f7625 arm/Kconfig: add cortex-m85 config 
Signed-off-by: wangbowen6 <wangbowen6@xiaomi.com>
 2022-12-09 01:53:10 +08:00
David Sidrane
da7fe760e8 s32k1xx:LPI2C Add DMA support 
s32k3xx:LPI2C fix RESET so it compiles
 2022-12-03 13:54:34 +08:00