Petro Karashchenko
ebffcdc992
semaphore: fix usage of NXSEM_INITIALIZER
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-04-17 11:38:34 +08:00
chao.an
c08d9047b2
arch/Toolchain.defs: replace all ${/$} with $(/$)
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2022-04-17 00:58:34 +08:00
chao.an
aed21ba0bc
arch/armv[7|8]m: enhance the clang support
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2022-04-17 00:58:34 +08:00
okayserh
3a015d56b0
Fixed a compile error, presumably caused by C&P error.
2022-04-16 19:21:10 +08:00
Jan Charvat
6d566e0fda
boards/risc-v/esp32c3: ESP32C3 TWAI (CAN) controller config for DevKitM-1.
...
Signed-off-by: Jan Charvat <jancharvat.charvat@gmail.com>
2022-04-15 22:55:26 +08:00
Jan Charvat
0d9d2f4bf8
boards/risc-v/esp32c3: ESP32C3 TWAI (CAN) controller bringup for DevKitM-1.
...
Signed-off-by: Jan Charvat <jancharvat.charvat@gmail.com>
2022-04-15 22:55:26 +08:00
Jan Charvat
6ec86361a8
arch/riscv/esp32c3: ESP32C3 TWAI (CAN) controller included into Kconfig.
...
Signed-off-by: Jan Charvat <jancharvat.charvat@gmail.com>
2022-04-15 22:55:26 +08:00
Jan Charvat
e28584131d
arch/riscv/esp32c3: ESP32C3 TWAI (CAN) controller driver.
...
Signed-off-by: Jan Charvat <jancharvat.charvat@gmail.com>
2022-04-15 22:55:26 +08:00
Jan Charvat
0fa1541a80
arch/riscv/esp32c3: esp32c3_twai.h TWAI (CAN) controller registers provided by Espressif.
...
File provided by Abdelatif Guettouche
Signed-off-by: Jan Charvat <jancharvat.charvat@gmail.com>
2022-04-15 22:55:26 +08:00
Huang Qi
a94c865791
arch/risc-v: Use fs status definition from csr.h
...
Signed-off-by: Huang Qi <huangqi3@xiaomi.com>
2022-04-15 19:41:31 +08:00
Petro Karashchenko
09b3fb25ab
drivers: remove unimplemented open/close/ioctl interfaces
...
Signed-off-by: Petro Karashchenko <petro.karashchenko@gmail.com>
2022-04-15 16:56:25 +08:00
Xiang Xiao
6041a2f0db
boards/esp32_twai: Remove arm_arch.h from comment
...
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2022-04-15 11:50:02 +03:00
Xiang Xiao
382b6d3b6f
boards/arm/a1x: Remove the check CONFIG_ARCH_FPU around arm_fpuconfig
...
forget in below change:
commit df5a8a53ae
Author: Xiang Xiao <xiaoxiang@xiaomi.com>
Date: Tue Apr 12 03:18:46 2022 +0800
arch/arm: Move FPU initialization to common place
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2022-04-14 23:09:42 +03:00
Richard Tucker
1b13d1b440
arch/arm/src/sam34/Kconfig: fix typo in device name
2022-04-15 02:22:01 +08:00
Richard Tucker
de66e18d6f
arch/arm/src/sam34/sam_hsmci.c: SAM3X GPIO setup
2022-04-15 02:22:01 +08:00
Richard Tucker
929556d750
arch/arm/src/sam34/sam_hsmci: DMA also present on SAM3X chips
2022-04-15 02:22:01 +08:00
Richard Tucker
be0bcac91b
arch/arm/src/sam34/sam_hsmci.c: DMA setup before write is required
2022-04-15 02:22:01 +08:00
Richard Tucker
bc7f4b2375
arch/arm/src/sam34/sam_hsmci.c: delay required after sending command
2022-04-15 02:22:01 +08:00
chao.an
dc961baaea
arm/armv7-[a|r]: move fpu save/restore to assembly handler
...
Save/Restore FPU registers in C environment is dangerous practive,
which cannot guarantee the compiler won't generate the assembly code
with float point registers, especially in interrupt handling
Signed-off-by: chao.an <anchao@xiaomi.com>
2022-04-14 22:33:10 +08:00
Xiang Xiao
f14eed6432
vfs/fcntl: Minor style fix
...
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2022-04-14 17:21:25 +03:00
liuhaitao
05cc6fb610
fs/fcntl: add O_APPEND flag judge in fcntl
...
Signed-off-by: liuhaitao <liuhaitao@xiaomi.com>
2022-04-14 17:21:25 +03:00
Xiang Xiao
bb1e81eb95
driver/mmcsdio: do not hold the semaphore in idle thread too
...
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2022-04-14 17:12:10 +03:00
chao.an
062010c660
driver/mmcsdio: do not hold the semaphore on interrupt context
...
so we can do the full dump to mmc/sd card in the panic case
Signed-off-by: chao.an <anchao@xiaomi.com>
2022-04-14 17:12:10 +03:00
Alan C. Assis
c232be541c
Add SPIRAM to ESP32-S2
2022-04-14 22:10:23 +08:00
anjiahao
a66e8f20ee
libc/string:add LICENSE info
...
Signed-off-by: anjiahao <anjiahao@xiaomi.com>
2022-04-14 21:46:12 +08:00
haopengxiang
fa9ad9b398
libc/string:delete small to big endian marco
...
avoid byte alignment
Signed-off-by: haopengxiang <haopengxiang@xiaomi.com>
Signed-off-by: anjiahao <anjiahao@xiaomi.com>
2022-04-14 21:46:12 +08:00
chao.an
c3cefe6da2
libc/string: Use Byte-Shift algorithm for very long needles
...
Reference here:
https://github.com/taleinat/byteshift_strstr
Signed-off-by: chao.an <anchao@xiaomi.com>
Signed-off-by: anjiahao <anjiahao@xiaomi.com>
2022-04-14 21:46:12 +08:00
Ville Juven
47945e83b2
MPFS: Set correct interrupt per mode (M-/S-mode) for mtimer
2022-04-14 16:36:06 +03:00
Xiang Xiao
a94b7b9cca
arm/rtl8720c: Remove up_getsp which is already implemented in arch/arm/arch.h
...
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2022-04-14 16:35:52 +03:00
chao.an
b3d47e246f
arch/stack_color: correct the stack top of running task
...
This PR to ensure the stack pointer is locate to the stack top
Signed-off-by: chao.an <anchao@xiaomi.com>
2022-04-14 16:48:19 +08:00
chao.an
0c79ad9d8d
arch/[arm|sparc]: replace INT32_ALIGN_* to STACK_ALIGN_*
...
Signed-off-by: chao.an <anchao@xiaomi.com>
2022-04-14 16:48:19 +08:00
Ville Juven
c2b69cc2c9
RISC-V: mtimer register via SBI when S-mode is in use
...
Cannot access the memory mapped registers directly when the kernel
runs in S-mode, must forward the access to SBI.
2022-04-14 16:43:34 +08:00
Ville Juven
3d6ab5c804
RISC-V: Add SBI glue logic
...
Currently only stubs for mtime handling added, with a gentle reminder
that the actual implementation is still missing.
2022-04-14 16:43:34 +08:00
Xiang Xiao
701bbaac74
sched/environ: Ensure tg_envp terminated by double '\0'
...
so we can compute the whole environ string length from it
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2022-04-14 07:49:00 +03:00
zhanghongyu
4c693239c0
fix: usrsock iovec_do skip empty iov
...
Signed-off-by: zhanghongyu <zhanghongyu@xiaomi.com>
2022-04-14 02:47:31 +08:00
zhanghongyu
f60480a5db
rpmsg_usrsock: Support the wireless ioctl which contain pointer 1/2
...
Signed-off-by: zhanghongyu <zhanghongyu@xiaomi.com>
2022-04-14 02:47:31 +08:00
anjiahao
a191d9bc3c
sched/pthread_create:fix bug,delete data_sem
...
if a pthread set attr is detach,and when call pthread_create,
new thread exit quikly,new thread's tcb be free,then pthread_create
use new thread's tcb will crash.
Signed-off-by: anjiahao <anjiahao@xiaomi.com>
2022-04-14 01:42:16 +08:00
Abdelatif Guettouche
a5c64adbe4
arch/Kconfig: Move the DUMP_ON_EXIT option out of the Bring-up group.
...
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2022-04-13 21:59:23 +08:00
Abdelatif Guettouche
6d12ee19e2
arch: Move the DUMP_ON_EXIT logic after nxtask_exit.
...
Otherwise we will try to dump the state of the current task, however the
exit handler has already started doing some cleanup and invalidated its
group. Accessing the group from dumponexit will crash.
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2022-04-13 21:59:23 +08:00
Abdelatif Guettouche
d6c952c56f
arch: Fix compile error when enabling CONFIG_DUMP_ON_EXIT
...
"error: incompatible types when assigning to type 'struct filelist *' from type 'struct filelist'
filelist = tcb->group->tg_filelist;"
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2022-04-13 21:59:23 +08:00
Ville Juven
190e3aded3
MPFS: Use riscv_exception_attach like the others do
...
Exception / fault handling goes to unexpected ISR, fix by setting the
common ISR handlers like all other RISC-V platforms do.
2022-04-13 21:56:21 +08:00
Ville Juven
2b29dec5e0
MPFS: Fix mtimecmp address
...
MTIMECMP0 was incorrect
2022-04-13 21:56:21 +08:00
Xiang Xiao
4b9c74514d
drivers/power: Remove activity_governor.h and greedy_governor.h
...
since they aren't really used anymore
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2022-04-13 15:38:46 +03:00
zhuyanlin
5cc4f22b43
power/governor: Remove the duplicated function prototype
...
since they are declared include/nuttx/power/pm.h by:
commit 5ce181e6b7
Author: zhuyanlin <zhuyanlin1@xiaomi.com>
Date: Mon Feb 14 15:32:40 2022 +0800
power:govorner: add govorner to per domain.
For mult domains scene,,
activity and greety can be used at same time.
Let user to select domain governor.
Signed-off-by: zhuyanlin <zhuyanlin1@xiaomi.com>
and add static const to g_pmgovernor
Signed-off-by: zhuyanlin <zhuyanlin1@xiaomi.com>
2022-04-13 15:38:46 +03:00
Huang Qi
f5cf35784e
arch/risc-v: Correct format of 32-bit insn in misaligned handler
...
FIx:
Format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int')
Signed-off-by: Huang Qi <huangqi3@xiaomi.com>
2022-04-13 18:33:36 +08:00
Huang Qi
898d789a5f
arch/risc-v/riscv_misaligned: Correct sw source register
...
If source register of sw instruction is x0, we must point it to a constant zero
since in NuttX's context,
value of index 0 is EPC.
Signed-off-by: Huang Qi <huangqi3@xiaomi.com>
2022-04-13 18:33:36 +08:00
Ville Juven
370152f3ba
RISC-V: Move mhartid to own assembly macro+function
...
Hartid and cpuindex are not the same thing. Hartid is needed regardless
of SMP, for external interrupt handling etc.
SMP needs cpuindex which might not be index == hartid, so both are
needed. IMO it is clearer to provide separate API for both.
Currently the implementation of up_cpu_index is done a bit lazily,
because it assumes hartid == cpu index, but this is not 100% accurate,
so it is still missing some logic.
2022-04-13 12:00:40 +02:00
anjiahao
e6f77aeb9a
libc/lib_strptime:change code format & add notes
...
Signed-off-by: anjiahao <anjiahao@xiaomi.com>
2022-04-13 10:16:42 +08:00
Xiang Xiao
96ea9b71ed
libc/strptime: fix warning unused-value
...
warning: value computed is not used [-Wunused-value]
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
Signed-off-by: anjiahao <anjiahao@xiaomi.com>
2022-04-13 10:16:42 +08:00
anjiahao
6d3f14d41d
libc/strptime:_conv_num skip space
...
Signed-off-by: anjiahao <anjiahao@xiaomi.com>
2022-04-13 10:16:42 +08:00