nuttx/arch/arm/src/sama5
2014-07-26 18:48:00 -06:00
..
chip rch/arm/armv7-a/l2cc_pl310.h: Move arch/arm/sama5/chip/sam_l2cc.h to arch/arm/armv7-a/l2cc_pl310.h. Adjust the two corresponding Kconfig files as well. 2014-07-25 17:25:17 -06:00
chip.h rch/arm/armv7-a/l2cc_pl310.h: Move arch/arm/sama5/chip/sam_l2cc.h to arch/arm/armv7-a/l2cc_pl310.h. Adjust the two corresponding Kconfig files as well. 2014-07-25 17:25:17 -06:00
Kconfig rch/arm/armv7-a/l2cc_pl310.h: Move arch/arm/sama5/chip/sam_l2cc.h to arch/arm/armv7-a/l2cc_pl310.h. Adjust the two corresponding Kconfig files as well. 2014-07-25 17:25:17 -06:00
Make.defs arch/arm/src/armv7-a/arm_l2cc_pl310.c, l2cc.h, l2cc_pl310.h, Kconfig: Add initiali support for the ARM L2CC-PL310 L2 cache. 2014-07-26 16:50:08 -06:00
sam_adc.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_adc.h
sam_allocateheap.c SAMA5D3/4 HEAP: Add a configuration option to reserve DRAM for a framebuffer when executing out of DRAM. 2014-07-08 12:43:38 -06:00
sam_boot.c Enables cache early in boot-up sequence 2014-07-26 18:48:00 -06:00
sam_can.c SAMA5 CAN: If running from SDRAM, BOARD_MCK_FREQUENCY is not a constant and cannot be used in pre-processor conditionals 2014-04-16 10:00:32 -06:00
sam_can.h
sam_clockconfig.c SAMA5D3/4: UPLL divisor to generate 48MHz for OHCI is different from the two families. No idea why. 2014-07-03 12:28:11 -06:00
sam_clockconfig.h Move the un-definitions of __ramfuncs__ from the sam_clockconfig.c to the common up_internal.h header file so that the attribute will be applied the same to function definitions and prototypes. 2014-04-17 08:56:20 -06:00
sam_dbgu.c Add serial method so that lower half driver can provide RX flow control information. From Jussi Kivilinna 2014-05-08 09:00:33 -06:00
sam_dbgu.h SAMA5: Add support for DBGU. Xplained board now uses DBGU for the serial console 2014-04-01 11:24:15 -06:00
sam_dmac.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_dmac.h XDMAC register sampling missed CIM register; Should not set SWREQ bit in DMA setup 2014-07-21 13:23:36 -06:00
sam_ehci.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_emaca.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_emacb.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_ethernet.c SAMA5D4: Add EMAC driver 2014-06-11 12:23:31 -06:00
sam_ethernet.h SAMA5: Add support for Micrel KSZ8081 PHY 2014-06-11 13:25:59 -06:00
sam_gf512.c More trailing whilespace removal 2014-04-13 16:22:22 -06:00
sam_gf1024.c Fix a typo that was cloned to several SAMA5 and MTD files 2013-12-21 09:45:27 -06:00
sam_gmac.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_hsmci_clkdiv.c SAMA5: Remove HSCMI-related functions that did not belong in sam_pmc.c and give them their own file 2014-03-30 08:00:59 -06:00
sam_hsmci.c SAMA5D4: Fix some HSMCI issues when XDMAC0 is enabled 2014-07-21 17:45:48 -06:00
sam_hsmci.h SAMA5: Remove HSCMI-related functions that did not belong in sam_pmc.c and give them their own file 2014-03-30 08:00:59 -06:00
sam_irq.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_irq.h
sam_isi.c SAMA5 PCK: Add support for the slow clock as the PCK clock source 2014-07-19 13:55:08 -06:00
sam_isi.h
sam_lcd.c SAMA5 LCDC: Back out the delay kludge. Increase the LCDC input clock from MCK to 2*MCK was sufficient for all timing instbility problems 2014-07-12 11:24:14 -06:00
sam_lcd.h Move include/nuttx/fb.h to include/nuttx/video/fb.h 2013-12-10 09:23:54 -06:00
sam_lowputc.c SAMA5D4: USART peripheral clock appears to be MCK/2 2014-06-20 11:40:36 -06:00
sam_lowputc.h
sam_memories.c SAMA5D3/4: Fix some logic in conversion of physical and virtal DRAM addresses when running out of DRAM 2014-06-30 11:04:34 -06:00
sam_memories.h
sam_nand.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_nand.h SAMA5 NAND: Do not perform DMA on small transfers 2013-12-04 07:41:29 -06:00
sam_ohci.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_pck.c Fix a recently introduced typo that was being masked by some bad conditional compilation 2014-07-22 11:45:14 -06:00
sam_pck.h SAMA5 PCK: Add support for the slow clock as the PCK clock source 2014-07-19 13:55:08 -06:00
sam_periphclks.h SAMA5D4: Various changes to get the SAMA4D-EK to build 2014-06-06 15:39:40 -06:00
sam_pio.c SAMA5D4-EK: PIO Schmitt trigger logic backward 2014-07-20 13:04:30 -06:00
sam_pio.h SAMA5 PIO: Fix a typo in Schmitt trigger configuration; Configure pin as a a vanilla input first so that final pin configuration is more read-able (i.e., easier to debug) 2014-07-09 17:16:43 -06:00
sam_pioirq.c SAMA5D3/4: Fix two issues associated with PIO interrupts 2014-07-07 14:16:29 -06:00
sam_pmc.c SAMA5D4: Completes PMC modifications for the SAMA5D4 2014-06-09 07:55:51 -06:00
sam_pmc.h SAMA5: Remove HSCMI-related functions that did not belong in sam_pmc.c and give them their own file 2014-03-30 08:00:59 -06:00
sam_pmecc.c Fix a typo that was cloned to several SAMA5 and MTD files 2013-12-21 09:45:27 -06:00
sam_pmecc.h Fix a typo that was cloned to several SAMA5 and MTD files 2013-12-21 09:45:27 -06:00
sam_pwm.c SAMA5D4: Update PWM header file 2014-06-08 14:16:50 -06:00
sam_pwm.h
sam_rtc.c LM: Don't initialize .data if running in SRAM. Global missing intialize type. SAMA5 NAND: Fix for read nand in smaller chunks 2013-12-05 10:37:55 -06:00
sam_rtc.h
sam_sckc.c SAMA5 SCK: The SAMA5D3 does things a little differently 2014-07-19 13:55:53 -06:00
sam_sckc.h SAMA5: Add slow clock support 2014-07-19 13:07:55 -06:00
sam_serial.c SAMA5D4: USART peripheral clock appears to be MCK/2 2014-06-20 11:40:36 -06:00
sam_serial.h
sam_spi.c Fix system bus IDs for SAMA5D4; Don't use explicit PERIPHID_SHIFT for symmetry with memory 2014-06-29 11:24:10 -06:00
sam_spi.h Backport SPI driver enhancements from SAMA5 to SAM3/4 2014-03-13 10:34:35 -06:00
sam_ssc.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_ssc.h
sam_tc.c SAMA5D4: Update register definitions; add support for TC2 2014-06-08 09:19:50 -06:00
sam_tc.h More trailing whilespace removal 2014-04-13 16:22:22 -06:00
sam_timerisr.c SAMA5D23 boards: When running out of SDRAM, need to query the PMC to determine operating frequency 2014-03-29 17:51:06 -06:00
sam_trng.c More trailing whilespace removal 2014-04-13 16:22:22 -06:00
sam_trng.h
sam_tsd.c More trailing whilespace removal 2014-04-13 16:22:22 -06:00
sam_tsd.h
sam_twi.c Don't have to set SDA high initially in I2C reset because that is done by the pin configuration 2014-07-09 17:17:32 -06:00
sam_twi.h
sam_udphs.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sam_udphs.h
sam_usbhost.c STM32 OTGFS: Host USB tracing instrumentation added by Leo 2014-04-12 08:44:22 -06:00
sam_usbhost.h LM: Don't initialize .data if running in SRAM. Global missing intialize type. SAMA5 NAND: Fix for read nand in smaller chunks 2013-12-05 10:37:55 -06:00
sam_wdt.c LM: Don't initialize .data if running in SRAM. Global missing intialize type. SAMA5 NAND: Fix for read nand in smaller chunks 2013-12-05 10:37:55 -06:00
sam_wdt.h
sam_xdmac.c Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache operations will pick up L2 support if it is enabled 2014-07-26 18:47:33 -06:00
sama5d3x_periphclks.h SAMA5: Back out most of commit c37b5b7b97d0644743c04f2c3d9e2b7ef9f5d698. Things are going to have to be done differently 2014-06-09 12:16:16 -06:00
sama5d4x_periphclks.h SAMA5D4: Fix peripheral clocking macros: AIC and L2CC are continuously clocked 2014-06-19 15:52:42 -06:00