Huang Qi 00efcd3308 arch/risc-v: Merge riscv_getnewintctx into common
And also mask the bits which should be preserved (from ISA spec)

Signed-off-by: Huang Qi <huangqi3@xiaomi.com>
2022-03-19 17:38:18 +08:00
..
2020-02-07 17:10:23 -06:00
2022-03-18 18:20:12 +08:00
2021-12-28 00:30:10 -06:00