sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
53,358 Commits 1 Branch 0 Tags 291 MiB
28eaa08cbc
Commit Graph

46 Commits

Author SHA1 Message Date
Xiang Xiao
7990f90915 Indent the define statement by two spaces 
follow the code style convention

Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2023-05-21 09:52:08 -03:00
Fotis Panagiotopoulos
bbf3f2866d Fixed non-UTF8 characters. 2022-09-28 09:38:55 +08:00
Xiang Xiao
0c7517e579 arch: Remove the duplicated syscall.h in each arch 
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2022-02-27 22:54:13 +08:00
Alin Jerpelea
29529e8758 arch: mips: nxstyle fixes 
Nxstyle fixed to pass CI

Signed-off-by: Alin Jerpelea <alin.jerpelea@sony.com>
 2021-03-31 08:48:33 -07:00
Alin Jerpelea
f3f10a3b96 arch: mips: Author Gregory Nutt: update licenses to Apache 
Gregory Nutt has submitted the SGA and we can migrate the licenses
 to Apache.

Signed-off-by: Alin Jerpelea <alin.jerpelea@sony.com>
 2021-03-31 08:48:33 -07:00
Nathan Hartman
679b4fbee2 arch: Fix included directed -> included directly 
This typo had been copied and pasted into numerous irq and syscall
headers.
 2020-04-05 22:31:15 +01:00
Xiang Xiao
cde88cabcc Run codespell -w with the latest dictonary again 
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
 2020-02-23 22:27:46 +01:00
Ouss4
ac4049682f arch/mips: Fix the SW0 priority set by commit eb1adca 
It must be strictly greater than IPL to get serviced.
 2020-02-21 17:00:04 -06:00
Ouss4
0dc1dc605d arch/mips: When a CPU implements an External Interrupt Controller, 
use the IPL bits to control masking interrupts.
 2020-02-10 12:40:41 -06:00
Xiang Xiao
68951e8d72 Remove exra whitespace from files (#189) 
* Remove multiple newlines at the end of files
* Remove the whitespace from the end of lines
 2020-01-31 09:24:49 -06:00
Xiang Xiao
6a3c2aded6 Fix wait loop and void cast (#24) 
* Simplify EINTR/ECANCEL error handling

1. Add semaphore uninterruptible wait function
2 .Replace semaphore wait loop with a single uninterruptible wait
3. Replace all sem_xxx to nxsem_xxx

* Unify the void cast usage

1. Remove void cast for function because many place ignore the returned value witout cast
2. Replace void cast for variable with UNUSED macro
 2020-01-02 10:54:43 -06:00
Ouss4
47129b36bd arch/mips/*: Run nxstyle on the arch/mips directory. 2019-12-08 08:09:11 -06:00
Ouss4
bd45193a79 arch/mips: Add cache operations. Cache is initialized at startup (head.S) and the different operations are implemented in up_cache.S. 2019-11-23 09:16:41 -06:00
Gregory Nutt
b21c12bd18 Fix errors found in build testing: 
arch/mips/src:  Previous commit used CP0 register definitions that were not defined in the cp0.h header file.  Probably these were from the Microchip hacked up GCC toolchain but are not generally available.  Fix:  Add definitions to NuttX cp0.h header file.

mm/iob:  Eliminate some warnings about testing the value of an undefined pre-processor variable.
 2019-05-25 11:45:22 -06:00
Gregory Nutt
abf6965c24 Squashed commit of the following: 
libs/:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    syscall/:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    wireless/:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    Documentation/:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    include/:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    drivers/:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    sched/:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    configs:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    arch/xtensa:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    arch/z80:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    arch/x86:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    arch/renesas and arch/risc-v:  Remove references to CONFIG_DISABLE_SIGNALS.  Signals can no longer be disabled.
    arch/or1k:  Remove all references to CONFIG_DISABLE_SIGNALS.  Signals are always enabled.
    arch/misoc:  Remove all references to CONFIG_DISABLE_SIGNALS.  Signals are always enabled.
    arch/mips:  Remove all references to CONFIG_DISABLE_SIGNALS.  Signals are always enabled.
    arch/avr:  Remove all references to CONFIG_DISABLE_SIGNALS.  Signals are always enabled.
    arch/arm:  Remove all references to CONFIG_DISABLE_SIGNALS.  Signals are always enabled.
 2019-04-29 14:52:05 -06:00
Gregory Nutt
b1001b4e50 Update TODO list regarding non-queuing of signal actions; Add comments in code at areas where the issue applies. 2019-02-04 08:35:03 -06:00
Gregory Nutt
4d75901cc4 arch/mips/include/mips32/cp0.h: Fix some copy-paste errors that cause malformed comments and syntax errors when certain CP0 CONFIG1 bits are referenced. Note in Issue 123 by Anonymous. 2018-10-12 14:52:05 -06:00
Gregory Nutt
9222f50e1c arch/: Make sure the up_irq_enable() is available on all architectures. I will not be able to test all of these new versions of this function so this may break things for awhile. 2018-06-06 09:25:40 -06:00
Gregory Nutt
83bc1c97c3 Rename irqsave() and irqrestore() to up_irq_save() and up_irq_restore() 2016-02-14 16:11:25 -06:00
Gregory Nutt
36726b1bc4 Standardize the width of all comment boxes in header files 2015-10-02 17:42:29 -06:00
Gregory Nutt
e7177afca4 MIPS32 header: Missing comma in prototype. How did that happen 2015-07-03 14:36:19 -06:00
Gregory Nutt
29136e51cc Clean up and review of header files for conformance to standards 2015-06-12 19:26:01 -06:00
Gregory Nutt
7bd3d5eaf1 Clean up and review of header files for conformance to standards 2015-06-12 19:00:52 -06:00
Gregory Nutt
ae15c6963c Make some file section headers more consistent with standard 2015-04-08 08:04:12 -06:00
Gregory Nutt
e11679acf8 Rename CONFIG_NUTTX_KERNEL to CONFIG_BUILD_PROTECTED; Partially integrate new CONFIG_BUILD_KERNEL 2014-08-29 14:47:22 -06:00
Gregory Nutt
25d4ff745b More trailing whilespace removal 2014-04-13 16:22:22 -06:00
patacongo
990c1febf8 Add support for nested system calls 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5752 42af7a65-404d-4744-a932-0658087f49c3
 2013-03-17 16:13:28 +00:00
patacongo
bd1488bdab Fix some bad syscall dispatching log. This change is not testable until these is a tested NuttX kernel build. 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5713 42af7a65-404d-4744-a932-0658087f49c3
 2013-03-06 19:56:32 +00:00
patacongo
5acf2fe3e1 Resync new repository with old repo r5166 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5154 42af7a65-404d-4744-a932-0658087f49c3
 2012-09-17 18:35:37 +00:00
patacongo
36df84c843 Email address change in nuttx/ 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5145 42af7a65-404d-4744-a932-0658087f49c3
 2012-09-13 18:32:24 +00:00
patacongo
469d018967 Add support for PIC32 MX1 and MX2 families 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4851 42af7a65-404d-4744-a932-0658087f49c3
 2012-06-19 19:09:14 +00:00
patacongo
ccfc3b3d81 Fix a PIC32 software interrupt bug (pipeline hazard) 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4224 42af7a65-404d-4744-a932-0658087f49c3
 2011-12-25 15:56:08 +00:00
patacongo
93d0aa3a6e Fix an error in FAT needed for interoperability with Windows when access first entry in root directory 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4093 42af7a65-404d-4744-a932-0658087f49c3
 2011-11-15 22:37:14 +00:00
patacongo
5de28bbfb5 fix some register typing 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4080 42af7a65-404d-4744-a932-0658087f49c3
 2011-11-03 01:58:55 +00:00
patacongo
2308f64512 Add (and use) some new PIC32MX CP0 macros 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4079 42af7a65-404d-4744-a932-0658087f49c3
 2011-11-03 01:50:57 +00:00
patacongo
88fde06d5b A few more AVR32 fixes 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4078 42af7a65-404d-4744-a932-0658087f49c3
 2011-11-03 01:16:48 +00:00
patacongo
44dc775b08 Fix some MIPS software interrupt enabling issues 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4067 42af7a65-404d-4744-a932-0658087f49c3
 2011-10-29 02:29:13 +00:00
patacongo
841867459d Adding support of PIC32MX5xx/6xx/7xx families 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4034 42af7a65-404d-4744-a932-0658087f49c3
 2011-10-10 16:52:14 +00:00
patacongo
fb4bbb1517 Add MIPS system call infrastructure 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3626 42af7a65-404d-4744-a932-0658087f49c3
 2011-05-18 22:34:11 +00:00
patacongo
3a82a69f43 More PIC32 context switching logic 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3625 42af7a65-404d-4744-a932-0658087f49c3
 2011-05-18 19:52:17 +00:00
patacongo
a3131d0d31 Add more context switching files 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3624 42af7a65-404d-4744-a932-0658087f49c3
 2011-05-18 19:11:36 +00:00
patacongo
0fee218399 Add PIC32 register definitions and assertion logic 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3623 42af7a65-404d-4744-a932-0658087f49c3
 2011-05-18 17:16:28 +00:00
patacongo
d88416d2c3 Add start function 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3621 42af7a65-404d-4744-a932-0658087f49c3
 2011-05-17 23:52:30 +00:00
patacongo
bb38ba608d Add MIPS32 interrupt controls 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3620 42af7a65-404d-4744-a932-0658087f49c3
 2011-05-17 14:59:27 +00:00
patacongo
1d8562a812 Beginnings of PIC32 build environment 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3619 42af7a65-404d-4744-a932-0658087f49c3
 2011-05-16 22:20:26 +00:00
patacongo
f43fd81b77 Add directory structure to support PIC32 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3579 42af7a65-404d-4744-a932-0658087f49c3
 2011-05-08 21:38:47 +00:00