Gregory Nutt
|
b7cbbab761
|
Remove CONFIG_SPI_OWNBUS: Now it is not just a good idea, it is the law
|
2016-01-23 18:10:21 -06:00 |
|
Gregory Nutt
|
4bd6adb725
|
Add dummy hwfeatures method to all SPI interfaces
|
2016-01-23 15:09:38 -06:00 |
|
Gregory Nutt
|
dfec6a0dd0
|
Rename CONFIG_ARMV7M_MPU to CONFIG_ARM_MPU so that we can reuse the configuration settings for the ARMV7R MPU
|
2015-12-14 13:56:21 -06:00 |
|
Gregory Nutt
|
daea1e614b
|
All architectures need to build ELF support if either CONFIG_ELF or CONFIG_MODULE are selected. Cortex-M7 also must support module cache corherence
|
2015-12-12 09:35:05 -06:00 |
|
Gregory Nutt
|
25a2e17347
|
Rename up_rtcinitialize to up_rtc_initialize so that it looks like other RTC interfaces
|
2015-11-20 08:27:04 -06:00 |
|
Paul A. Patience
|
52454cf79b
|
Fix typo
|
2015-11-11 13:06:15 -05:00 |
|
Gregory Nutt
|
1c79e77811
|
ARMv7-M: Minor naming change to improve readability
|
2015-11-06 11:24:52 -06:00 |
|
Gregory Nutt
|
f6d7da24a7
|
SAM4CM should advertise that it supports Tickless operation in Kconfig
|
2015-11-02 06:39:24 -06:00 |
|
Gregory Nutt
|
b28e32e3d3
|
Rename board_led_on to board_autoled_on
|
2015-11-01 09:07:06 -06:00 |
|
Gregory Nutt
|
ef5f3dcff4
|
SAM3/4 RTC: Fix a bungled change from a recent commit
|
2015-10-08 19:21:35 -06:00 |
|
Gregory Nutt
|
beb060d422
|
Yet more spacing issues
|
2015-10-07 20:24:19 -06:00 |
|
Gregory Nutt
|
b6638315a4
|
Correct some spacing issues
|
2015-10-07 11:39:06 -06:00 |
|
Gregory Nutt
|
2ab66a015b
|
Cosmetic fixes to C coding style
|
2015-10-05 17:28:26 -06:00 |
|
Gregory Nutt
|
3fdd914203
|
Costmetic fixes to C coding style
|
2015-10-05 17:13:53 -06:00 |
|
Gregory Nutt
|
6fc6d17760
|
Fix some spacing problems
|
2015-10-04 14:59:08 -06:00 |
|
Gregory Nutt
|
7ced84c5f0
|
Standardize the width of all comment boxes in C files
|
2015-10-03 07:25:03 -06:00 |
|
Gregory Nutt
|
36726b1bc4
|
Standardize the width of all comment boxes in header files
|
2015-10-02 17:42:29 -06:00 |
|
Gregory Nutt
|
39859a9645
|
All ARMV7-M: Force 8-byte stack alignment when calling from assembly to C to interrupt handling
|
2015-09-15 07:37:09 -06:00 |
|
Gregory Nutt
|
f7ca98c5ae
|
Fix error in almost all ARMv7-M interrupt stack handling
|
2015-09-14 07:07:13 -06:00 |
|
Gregory Nutt
|
36f1d84374
|
Remove some nonfunctional logic that also generates warnings
|
2015-09-08 13:02:33 -06:00 |
|
Gregory Nutt
|
2913aac866
|
Eliminate warnings
|
2015-09-08 10:20:41 -06:00 |
|
Gregory Nutt
|
975d912b40
|
Cosmetic: Move # of pre-processior command to column 1
|
2015-09-05 09:07:37 -06:00 |
|
Paul A. Patience
|
a0dc724a5d
|
Correct #if to #ifdef when the macro can be undefined. Fix bug in AT32UC3 clock initialization: AVR32_CLOCK_PLL_OSC1 should be AVR32_CLOCK_PLL0_OSC1 and AVR32_CLOCK_PLL1_OSC1.
|
2015-09-01 13:47:06 -04:00 |
|
Gregory Nutt
|
70f1a49fbe
|
arch/arm/src/up_iternal.h and several ARM Make.defs files: In the original implementation, NOT defined(CONFIG_ARMV7M_CMNVECTOR) was a sufficient test to determine if lazy floating point register saving was being used. But recents changes added common lazy register as well so now that test must be (NOT defined(CONFIG_ARMV7M_CMNVECTOR) || defined(CONFIG_ARMV7M_LAZYFPU)).
|
2015-08-31 08:40:02 -06:00 |
|
Gregory Nutt
|
da6c5aabdf
|
All ARMV7-M IRQ setup: Always set the NVIC vector table address. This is needed in cases where the code is running with a bootload and when the code is running from RAM. It is also needed by the logic of up_ramvec_initialize() which gets the vector base address from the NVIC. Suggested by Pavel Pisa
|
2015-08-21 08:42:24 -06:00 |
|
Gregory Nutt
|
ba6c0b3fa3
|
Fix more common typos
|
2015-08-16 11:06:29 -06:00 |
|
Gregory Nutt
|
e29220183a
|
Fix some common typos
|
2015-08-16 10:59:10 -06:00 |
|
Max Neklyudov
|
b13e182099
|
Correct some problems with SAM3/4 watchdog driver. Includes some small improvements. From Max Neklyudov.
|
2015-07-21 07:15:39 -06:00 |
|
Gregory Nutt
|
1f5e16dc95
|
Fix some warnings/errors detected by nuttx/tools/testbuilds.sh
|
2015-07-10 18:41:26 -06:00 |
|
Gregory Nutt
|
b8976adfb3
|
SAM4L: GPIO interrupts are not yet supported; can't compile sam_gpioirq.c yet
|
2015-07-03 09:33:52 -06:00 |
|
Gregory Nutt
|
fb926e7283
|
Fix references to the no-longer-existent misc/ directory in comments, README files, and documentation
|
2015-06-28 08:08:57 -06:00 |
|
Max Neklyudov
|
8438b8eee8
|
SAM3/4: Add a TWI driver for the SAM4CM. From Max Neklyudov.
|
2015-06-22 09:32:15 -06:00 |
|
Max Neklyudov
|
0f19a33b3d
|
SAM4CM: Fix SUPC register definitions. From Max Neklyudov
Remove conditional logic form non-SAM4CM parts (Gregory Nutt)
|
2015-06-22 06:52:57 -06:00 |
|
Max Neklyudov
|
e4d7b311b7
|
sam4cm: add CFB and MAC AES modes. From Max Neklyudov
|
2015-06-22 06:42:37 -06:00 |
|
Max Neklyudov
|
bdf0b6a9ab
|
Back out an error introduced with commit 02c33f66c5a8be774034cd40e4125e9323c7b4d8. Causes an infinite loop in up_lowputc(). From Max Neklyudov.
|
2015-06-22 06:19:45 -06:00 |
|
Gregory Nutt
|
75077f4728
|
SAML21: Add DMA descriptor management logic
|
2015-06-14 08:48:25 -06:00 |
|
Gregory Nutt
|
8c8b2d926b
|
SAMD21: Add build framework for DMA support. Nothing there yet except for skeletal logic taken from SAM3/4.
|
2015-06-13 15:06:37 -06:00 |
|
Gregory Nutt
|
29136e51cc
|
Clean up and review of header files for conformance to standards
|
2015-06-12 19:26:01 -06:00 |
|
Gregory Nutt
|
7bd3d5eaf1
|
Clean up and review of header files for conformance to standards
|
2015-06-12 19:00:52 -06:00 |
|
Gregory Nutt
|
46148524a9
|
SAM4S/4E: Eand default loop optimiozation if EEFC_FMR configuration. From Marco Aurélio da Cruz
|
2015-06-11 14:35:49 -06:00 |
|
Gregory Nutt
|
f055d4cac4
|
Logic that samples the free running counter reads the pending interrupt status regsiter and can cause interrupts to be lost. So, if when the status regsiter is read, the logic must also handle the timer overflow event. Found and fixed by Max Neklyudov
|
2015-05-26 08:09:10 -06:00 |
|
Gregory Nutt
|
d1aae43e2a
|
SAM4CM: Add support for optical mode for UART1. From Max Neklyudov.
|
2015-05-23 06:48:36 -06:00 |
|
Gregory Nutt
|
790d53bb06
|
SAM3/4 Serial: In NONBLOCKING mode serial does not receive bytes from UART. This happens because RX interrupt was disabled in the setup routine. To fix this I save interrupt configuration before uart shutdown and restore it after. From Max Neklyudov.
|
2015-05-21 07:06:47 -06:00 |
|
Gregory Nutt
|
b8483aea40
|
In go_os_start that sets the IDLE thread stack coloration, mov does not set condition codes which are tested by the following beq. Need to use movs instead. Noted by David Sidrane
|
2015-05-07 20:36:08 -06:00 |
|
Gregory Nutt
|
5f113517f6
|
Fix a few typos in comments
|
2015-05-06 15:26:07 -06:00 |
|
Gregory Nutt
|
40c1484848
|
Correct some cloned typos involving EHCI
|
2015-04-27 14:03:24 -06:00 |
|
Gregory Nutt
|
d77a19f0a2
|
Two r's and only two r's in the word interrupt
|
2015-04-23 14:04:43 -06:00 |
|
Gregory Nutt
|
8172e4cec1
|
More places where watchodg mispelled
|
2015-04-15 21:36:30 -06:00 |
|
Gregory Nutt
|
6b7a0cb3b8
|
Revert commit b80e8be652dfa52e97daa65aa3e550cf31cb2409
|
2015-04-12 06:26:50 -06:00 |
|
Gregory Nutt
|
9ece96b6d3
|
Remove all traces of CONFIG_ARMV7M_STACKCHECK
|
2015-04-11 10:01:44 -06:00 |
|