sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
5,221 Commits 1 Branch 0 Tags 291 MiB
972f67ce42
Commit Graph

4094 Commits

Author SHA1 Message Date
Gregory Nutt
98b2034cdf Teensy-3.1: Add user LED support 2015-06-10 17:19:26 -06:00
Gregory Nutt
ad2a529624 RAM functions should have noinline attribute 2015-06-10 14:51:42 -06:00
Gregory Nutt
cb1a6e7954 Cosmetic 2015-06-10 14:20:11 -06:00
Gregory Nutt
0742ee3c3e Add support for MK20DN--VLH5 and MK20DX---VLH5. Needed for backward compatible support for Teensy-3.0 2015-06-10 11:45:17 -06:00
Gregory Nutt
075261f5ee SAML21: Since SERCOM5 usese a different output channel, it will also need a different GCLK generator 2015-06-10 08:38:35 -06:00
Gregory Nutt
9be151cdbb SAML21: A different SLOW clock must be used with SERCOM5 2015-06-10 08:18:05 -06:00
Gregory Nutt
f01c04f1a7 Add support for other members of the Kinetis MK20DX---VLH7 family; undate a README 2015-06-09 18:01:32 -06:00
Gregory Nutt
d1847d2e0b Correct write to incorrect register in EFM32 SPI driver. From Pierre-noel Bouteville. 2015-06-09 12:50:30 -06:00
Gregory Nutt
13e8c0d5b1 Update/add README.txt files 2015-06-09 07:03:25 -06:00
Gregory Nutt
f3425d6298 Fix SAMA5 CAN frame construction. From Max Holtzberg. 2015-06-07 13:13:44 -06:00
Gregory Nutt
f875a26ed2 Add SPI GPIO pin initialization. From Pierre-noel Bouteville. 2015-06-05 14:26:21 -06:00
Gregory Nutt
0488df7cf3 Correct some comments. Noted by Jouko Holopainen 2015-06-04 08:12:58 -06:00
Gregory Nutt
e816afe161 LC17 Ethernet: Ignore 4-bit versin number when checking for PHY ID match 2015-06-03 19:47:10 -06:00
Gregory Nutt
03562269d4 Lincoln60: Add a network enabled NXH configuration (still does not yet build) 2015-06-03 18:48:08 -06:00
Gregory Nutt
7677cf72eb LPC17 Ethernet: Add support for the Micrel KSZ8041 PHY. 2015-06-03 17:34:36 -06:00
Gregory Nutt
d9d6ff1d1b Fix some memory sizing errors in refreshed defconfig files 2015-06-02 08:44:57 -06:00
Gregory Nutt
e6b8d2eebe Refresh some Olimex LPC1766STK networking configurations 2015-06-02 08:12:44 -06:00
Gregory Nutt
1d697a18d1 Condition default value for CONFIG_ARMV7M_TARGET2_PREL on UCLIBCXX_EXCEPTION 2015-06-01 15:12:33 -06:00
Gregory Nutt
280e2ee385 Add support uClibc++ excpetions. This involves additional handling for relative relation types, additional support for unwinding, as well as additional changes. The culmination of a big effort fromo Leo Aloe3132 2015-06-01 14:16:18 -06:00
Gregory Nutt
73419e77f4 LPC17 Ethernet: Fix several compilation related issues when CONFIG_NET_NOINTS=y 2015-06-01 08:35:40 -06:00
Gregory Nutt
29b6f140e3 LPC17xx Ethernet: Improve CONFIG_NET_NOINTS implementation 2015-06-01 08:07:32 -06:00
Gregory Nutt
4e811aa54d Add basic support for the STM32F205RG. From SourceForge Ticket 40 (anonymous). 2015-05-31 13:06:26 -06:00
Gregory Nutt
38735fafeb More missing semicolons after DEBUGASSERT 2015-05-27 13:32:39 -06:00
Gregory Nutt
d41b050526 Fix another missing semicolon after DEBUGASSERT 2015-05-27 11:49:19 -06:00
Gregory Nutt
d50761428c LPC11: Fix hardcoded BAUD calculation. Is no configurable. From Alan Carvalho de Assis 2015-05-27 09:44:07 -06:00
Gregory Nutt
528275a77c Fix some typos 2015-05-27 07:34:35 -06:00
Gregory Nutt
ac102d3f85 K20: Some preliminary pin definitions 2015-05-26 17:02:47 -06:00
Gregory Nutt
318345fb1d Basic support for the Kinetis K20 architecture. Taken from PX4. This is the work of Jakob Odersky. 2015-05-26 15:03:35 -06:00
Gregory Nutt
cae38625f8 SAM4L: Fix some issues from loast commit. Now running off DFLL with source clock = XOSCK32K 2015-05-26 13:25:39 -06:00
Gregory Nutt
b96a141e8a SAML21-Xlplained: Add options to enable XOSC32K and to use it as the DFLL source; NSH configure now uses DFLL with OSC16M source 2015-05-26 10:39:38 -06:00
Gregory Nutt
f055d4cac4 Logic that samples the free running counter reads the pending interrupt status regsiter and can cause interrupts to be lost. So, if when the status regsiter is read, the logic must also handle the timer overflow event. Found and fixed by Max Neklyudov 2015-05-26 08:09:10 -06:00
Gregory Nutt
fe175fbc16 SAMD20: Fixes the problem introduced with the SAML21 integration 2015-05-25 10:13:06 -06:00
Gregory Nutt
643a98a0a8 SAML21: Fix issue with open loop operation; Add configuration options to select clock source 2015-05-24 10:27:37 -06:00
Gregory Nutt
9649e564f9 LPC11xx: Use offsets instead of absolute address in look-up tables. This saves about 156 bytes of FLASH. From Alan Carvalho de Assis. 2015-05-24 07:49:38 -06:00
Gregory Nutt
6973337ccd Fix numerous typos in configuration variable names. Tracked down by Alan Carvalho de Assis 2015-05-23 17:08:35 -06:00
Gregory Nutt
8e71f90d84 SAML21: Add missing support for GCLK8 2015-05-23 17:02:13 -06:00
Gregory Nutt
d495834882 SAML21: Several SERCOM fixes. No gets UART output, but at the wrong BAUD 2015-05-23 13:08:28 -06:00
Gregory Nutt
84ca7f4a46 SAM4L: Re-order some clock initialization. There was a dependency of GCLK0 on DFLL, but DFLL was being enabled after GCLK0 2015-05-23 11:01:22 -06:00
Gregory Nutt
41f9fb8c62 SAML21: Fix some register definitions; board OSC16M frequency 2015-05-23 10:54:51 -06:00
Gregory Nutt
09d1bc7060 LPC11xx: Add support for up_getc() which is needed for NSH if there is no file system. From Alan Carvalho de Assis. 2015-05-23 09:23:36 -06:00
Gregory Nutt
601aa6e358 SAMD/L: Change ordering of some initialization steps to match Atmel sample code. Add Errate 13134 support. SAML wait states changed to 1. Sample code is using 0 2015-05-23 08:55:06 -06:00
Gregory Nutt
d1aae43e2a SAM4CM: Add support for optical mode for UART1. From Max Neklyudov. 2015-05-23 06:48:36 -06:00
Gregory Nutt
9140a0fcc4 Initial support for the NXP LPC11 family and the LPC1115 MCU in particular. Contributed by Alan Carvalho de Assis. 2015-05-22 14:14:09 -06:00
Gregory Nutt
1c82e961f5 SAML21. With these changes, the board now builds without error 2015-05-22 10:36:37 -06:00
Gregory Nutt
0eee2c40a8 SAML21: Rename sam_gclk.c to samd_gclk.c. Create saml_gclk.c with corrected logic for the SAML21 2015-05-22 07:28:19 -06:00
Gregory Nutt
2314cbd37e SAML21 clock config: Fix a misthink in last commit. Move setting of ONDEMAND to after clock is enabled in most cases 2015-05-21 16:50:55 -06:00
Gregory Nutt
2478184c22 SAML21: Clean up a few more compilation issues 2015-05-21 16:23:15 -06:00
Gregory Nutt
a0b9e26aba SAML21: Add logic to set MCLK CPU and related dividers 2015-05-21 13:40:34 -06:00
Gregory Nutt
ed47a08832 SAML21: Add FDPLL96M configuration logic 2015-05-21 11:52:38 -06:00
Gregory Nutt
786b292b1f SAML21: Add logic to support GLCK peripheral channels; add logic to configure FDPLL lock timer and ref clock GCLKs 2015-05-21 10:47:41 -06:00
Gregory Nutt
544a789714 SAMD/L: Move GCLK configuration logic to its own C file 2015-05-21 10:07:42 -06:00
Gregory Nutt
4a60f1c9f5 STM32: Building stm32_rng.c should be conditioned on CONFIG_STM32_RNG, not CONFIG_DEV_RANDOM. From Juha Niskanen 2015-05-21 07:47:22 -06:00
Gregory Nutt
790d53bb06 SAM3/4 Serial: In NONBLOCKING mode serial does not receive bytes from UART. This happens because RX interrupt was disabled in the setup routine. To fix this I save interrupt configuration before uart shutdown and restore it after. From Max Neklyudov. 2015-05-21 07:06:47 -06:00
Gregory Nutt
bd2bbfe53a Fixes for Tiva TM4C1294NCPDT. From Frank Sautter. 2015-05-20 18:34:15 -06:00
Gregory Nutt
ac2fe431aa SAML21: Add some parameter checking for FDPLL96M 2015-05-20 13:51:40 -06:00
Gregory Nutt
5eae4c914a Minor restructure for SAML21 FDPLL 2015-05-20 13:37:08 -06:00
Gregory Nutt
307d0d0e55 SAML21 minor cleanup 2015-05-20 13:00:39 -06:00
Gregory Nutt
8075f8ab84 SAML32: Update some DFLL logic 2015-05-20 12:26:49 -06:00
Gregory Nutt
7000cf8193 Fix SYNCBUSY wait for the SAML21 2015-05-20 11:49:24 -06:00
Gregory Nutt
321b54f49a Updated EFM32 RTC driver from Pierre-noel Bouteville 2015-05-19 14:53:01 -06:00
Gregory Nutt
8980f72251 SAML21-Xplained: Update the cloned SAMD20-Xplained board configuration for specifics of the SAML21-Xplained 2015-05-19 14:32:09 -06:00
Gregory Nutt
23732e2c9b SAMD/L: Hide differences in the way peripheral clocking is enabled behind macros. Some updates to saml_clockconfig.h + various fixes while working toward SAML21 build 2015-05-19 11:03:24 -06:00
Gregory Nutt
b94a8d7ee7 Clock configuration logic for the SAML21. Initial commit is just the SAMD20 clock configuration with some naming changes and does not compile 2015-05-19 07:02:58 -06:00
Gregory Nutt
792c76c4e6 Add saml_trng.h for SAML32 2015-05-19 06:31:48 -06:00
Gregory Nutt
0294384dd7 Add saml_eic.h for SAML21 2015-05-18 18:55:16 -06:00
Gregory Nutt
4458a34787 SAML21: Add interrupt header file + fix a few initial compile issues. Still a long way to go 2015-05-18 17:41:28 -06:00
Gregory Nutt
dfa87403b3 Add basic board build configurat for the SAML21 Xplained. Initial commit is jsut the SAMD20 Xplained with name changes and does not yet build 2015-05-18 13:16:32 -06:00
Gregory Nutt
c28a6a91f3 Rename sam_fuses.h to samd_fuses.h; add saml_fused.h for the SAML21 2015-05-18 11:59:53 -06:00
Gregory Nutt
aecb60a8e8 Rename sam_sercom.h to samd_sercom.h; Add saml_sercom.h for the SAML21 2015-05-18 10:54:50 -06:00
Gregory Nutt
317fb073ef Rename sam_port.h to samd_port.h; add saml_port.h for the SAML21 2015-05-18 10:35:11 -06:00
Gregory Nutt
16a2d363f9 Rename sam_nvmctrl.h to samd_nvmctrl.h; add saml_nvmctrl.h for SAML21 2015-05-18 09:44:12 -06:00
Gregory Nutt
a8cf79da52 Add SAML21 SUPC header file 2015-05-18 07:25:30 -06:00
Gregory Nutt
54027c756e Add saml_i2c_slave.h for the SAML21 2015-05-17 18:18:35 -06:00
Gregory Nutt
d0f236d855 Fix some mismatched C++ logic in header files 2015-05-17 16:51:18 -06:00
Gregory Nutt
2dc8fd6958 Rename sam_i2c_slave.h to samd_i2c_slave.h 2015-05-17 16:50:40 -06:00
Gregory Nutt
89379b0a45 Rename sam_i2c_master.h to samd_i2c_master.h; Add saml_i2c_master.h for SAML21 2015-05-17 16:42:37 -06:00
Gregory Nutt
0745a55c03 SAMD/L: Move content of chip/sam_memorymap.h to chip.h; move chip/sam_pinmap. to sam_pinmap.h for consistency with other header files 2015-05-17 15:34:51 -06:00
Gregory Nutt
aa74609424 Rename sam_spi.h to samd_spi.h; Add saml_spi.h for the SAML21 2015-05-17 15:22:52 -06:00
Gregory Nutt
9d0db0aa4f Rename sam_usart.h to samd_usart.h; add saml_usart.h for the SAML21 2015-05-17 14:31:21 -06:00
Gregory Nutt
afc650b42a samd_wdt.h should include sam_sercom.h 2015-05-17 13:39:11 -06:00
Gregory Nutt
10f0ca91b9 Rename sam_evsys.h to samd_evsys.h; Add saml_evsys.h for the SAML21 2015-05-17 12:54:53 -06:00
Gregory Nutt
3421f6ebb3 Rename sam_wdt.h to samd_wdt.h; Add saml_wdt.h for SAML21 2015-05-17 11:01:24 -06:00
Gregory Nutt
2f53158588 Add SAML21 RSTC register definitions 2015-05-17 10:41:21 -06:00
Gregory Nutt
2a9f38ef63 SAML21: Add PM header file 2015-05-17 10:09:20 -06:00
Gregory Nutt
3d89476aa2 SAML21: Rename chip/sam_pm.h to chip/samd_pm.h 2015-05-17 09:18:36 -06:00
Gregory Nutt
469ea85654 Rename sam_gclk.h to samd_gclk.h. Add saml_gclk.h 2015-05-17 08:06:56 -06:00
Gregory Nutt
4648c45218 SAML21: Add OSC32KCTRL header file 2015-05-16 15:49:22 -06:00
Gregory Nutt
370917bb5c Add SAML21 OSCCTRL definitions 2015-05-16 13:33:09 -06:00
Gregory Nutt
bfb822380b SAML21: Rename sam_clockconfig.c to samd_clockconfig.c. saml_clockconfig.c forthcoming. 2015-05-16 13:32:12 -06:00
Gregory Nutt
79d3684fb4 Add SAML21 MCLK header file 2015-05-16 11:02:19 -06:00
Gregory Nutt
8437a63f11 Rename the sam_sysctrl.h header file to samd_sysctrl.h since it does not apply to the saml 2015-05-16 11:01:45 -06:00
Gregory Nutt
05c245fc2d SAML21: Add pin multiplexing definitions 2015-05-15 11:45:56 -06:00
Gregory Nutt
0f1eef72fe SAML21: Flesh out SAML21 memory map 2015-05-15 09:30:25 -06:00
Gregory Nutt
d2a7a1ad9c SAMA5 OHCI: Fix errors introduced with blind changes to match changes to LPC17 OHCI. Fix some handling for the case where we get a falso alarm transfer completion after disconnection/cancellation 2015-05-15 09:02:17 -06:00
Gregory Nutt
95ae90a246 LPC17 USB host: Fix some OHCI done head handling when a tranfer is cancelled 2015-05-15 08:29:45 -06:00
Gregory Nutt
9061809e2d OHCI drivers: Try disabling bulk list when cancelling bulk transfers 2015-05-15 07:31:13 -06:00
Gregory Nutt
4dc10dbe85 Oop.. remove duplicate #else 2015-05-14 14:13:43 -06:00
Gregory Nutt
5ba5b5e24b SAML21: Add configuration logic and placeholders for memory man and pin configruation header files 2015-05-14 14:02:50 -06:00
Gregory Nutt
3ec627b02d Rename SAMD directories and configuration variables to SAMDL so that the same build environment can support the SAML 2015-05-14 12:25:09 -06:00
Gregory Nutt
f1c51eea57 SAMA5D OHCI: Missing D-Cache flush 2015-05-14 11:10:15 -06:00
Gregory Nutt
0883ea1af0 USB host drivers: Cannot take semaphores in cancel() method 2015-05-14 09:58:21 -06:00
Gregory Nutt
5fad63c28a STM32/EFM32 USB host drivers. Remove some detritus left from previous change 2015-05-14 07:55:55 -06:00
Gregory Nutt
77e6e913bf LM3S Ethernet: More semicolons needed after modified DEBUGASSERT macro. From Brennen Ashton 2015-05-14 06:35:40 -06:00
Gregory Nutt
f56260f1e1 Update README 2015-05-13 13:30:26 -06:00
Gregory Nutt
99734ee2ff Fix several defien -> define. Thanks Pierre 2015-05-13 06:33:17 -06:00
Gregory Nutt
14d99a0ef2 SAMV7 TWIHS: Fix logic that performs multi-message tranfers with and without repeated starts. This change is the final piece that was required to get the maXTouch Xplained Pro workding. 2015-05-12 17:56:35 -06:00
Gregory Nutt
178321fb0e KL: Fix offset to the TPM status register. From Michael Hope. 2015-05-12 07:08:33 -06:00
Gregory Nutt
11b79e6714 EHCI HCDs: Check for transfer in progress before attempting cancellation 2015-05-11 12:12:19 -06:00
Gregory Nutt
c2c7dadf0f The USB host cancellation now applies to all transfers and so it no longer conditional 2015-05-11 12:04:03 -06:00
Gregory Nutt
cac9879ad2 EHCI HCDs will now support cancellation of syncrhonous transfers 2015-05-11 11:43:31 -06:00
Gregory Nutt
3f092b8f9c STM32 and EFM32 host will now support cancellation of synchronous methods 2015-05-11 11:15:28 -06:00
Gregory Nutt
102554adfe OHCI HCDs will not support cancellation of syncrhonous transfers 2015-05-11 10:36:17 -06:00
Gregory Nutt
0536435ff8 Correct an error recently introduced in the STM32 and EFM32 USB host controller drivers. 
The test for data partially transferred is incorrectec: chan->xfrd != xfrlen
Should be chan->xfrd > 0

From Ronly XLN.
 2015-05-11 09:04:25 -06:00
Gregory Nutt
32a4131f92 Fix a cut'n'paste error in the last commit 2015-05-10 10:23:23 -06:00
Gregory Nutt
9e07b2deb1 OHCI: Fix length calculation in all OHCI drivers: CBP==0 means that the entire buffer was transferred, not that a null packet was tranaferred 2015-05-10 10:01:22 -06:00
Gregory Nutt
6e5a4e8b5e Add EXTI line definitions for the STM32L family. 2015-05-09 09:03:14 -06:00
Gregory Nutt
4250bb5138 STM32 F3: Add DBGMCU register definitions for the F3 family. From Greg Meiste. 2015-05-09 06:05:17 -06:00
Gregory Nutt
aaaa8f2e9d Adds support for STM32F302K8 and STM32F302K6. From Ben Dyer via PX4/David Sidrane. 2015-05-08 14:10:55 -06:00
Gregory Nutt
780c81f130 USB host CDC/ACM fixes. Still kind of buggy 2015-05-08 10:58:41 -06:00
Gregory Nutt
b8483aea40 In go_os_start that sets the IDLE thread stack coloration, mov does not set condition codes which are tested by the following beq. Need to use movs instead. Noted by David Sidrane 2015-05-07 20:36:08 -06:00
Gregory Nutt
2325f2c529 kl: enable the clocks to UART1 and UART2. The previous version would cause a hard fault on startup due to the modules not being clocked. Also drop the GPIO configuration as it's done during kl_start(). From Michael Hope. 2015-05-07 17:17:54 -06:00
Gregory Nutt
292cb9fe2f kl: fix PWM debugging. TPM1 and TPM2 have two channels instead of six and will hard fault if you try to read the missing channels. From Michael Hope. 2015-05-07 17:17:53 -06:00
Gregory Nutt
d1da52a018 Misc improvements to the CDC/ACM host driver, mostly related to parsing the configuration descriptor. Still does not work. 2015-05-07 10:02:51 -06:00
Gregory Nutt
8062555384 Add support for the KL25Z64. The KL25Z64 is a lower memory variant of the KL25Z128 and is used on the Teensy LC. From Michael as SourceForge patch 50. 2015-05-07 06:47:17 -06:00
Gregory Nutt
afafe84050 LPC17 USB host: Fix some compile errors when bulk endpoints + USB debug enabled. Refresh a configuration 2015-05-06 16:15:12 -06:00
Gregory Nutt
5f113517f6 Fix a few typos in comments 2015-05-06 15:26:07 -06:00
Gregory Nutt
a813d9438c SAMA5 OHCI: Remove a DEBUGASSERT that was firing if a a spurious interrupt was received 2015-05-06 07:44:37 -06:00
Gregory Nutt
14837ed20e Fix some bugs introduced with the last set of big commits 2015-05-05 14:59:29 -06:00
Gregory Nutt
8f959373e1 USB host: Modify the transfer() and asynch() methods so that the actual size of the transfer is returned. Unverified on initial commit. 2015-05-05 13:14:22 -06:00
Gregory Nutt
93b251b372 Cosmetic changes 2015-05-05 06:42:58 -06:00
Gregory Nutt
12bf2aa3be Correct description of some input parameters. Suggested by Pelle Windestam 2015-05-05 06:26:59 -06:00
Gregory Nutt
5381479cbb SAMA5D OHCI: Remove a local variable that is unused when debug is disabled; refresh a configuration. Update a README 2015-05-04 07:34:29 -06:00
Gregory Nutt
eac8bcf910 Olimex LPC1766STK: The USB host waiter stack should be configurable because it needs to be a lot depending when using a hub 2015-05-03 16:14:08 -06:00
Gregory Nutt
ef2ef35600 EHCI: Fix backward arguments to memalign in previous alignment fix; extend fix to OHCI too 2015-05-03 14:31:16 -06:00
Gregory Nutt
ca8fd8c964 LPC31 and SAMA5Dx EHCI drivers: Fix cache related problem. All buffers are now aligned with the cache line size in both starting address and in length. This cause major problems in unlucky builds where the USB host buffers where unaligned and abbutting other data. The cache flush and invalidate operations could be subverted by acceses to adjacent data or could have unexpected side effects. This bug has been in the ECHI drivers forever, but was only revealed due to unlucky memory allocations during the integration of the hub feature. 2015-05-03 13:20:15 -06:00
Gregory Nutt
1828d14c08 Fix trivial typo 2015-05-03 10:48:42 -06:00
Gregory Nutt
5577b55cf5 SAMA5 EHCI: Mostly cosmetic 2015-05-03 08:51:44 -06:00
Gregory Nutt
00fd848209 SAMA5 EHCI: Fix some compile issues when hub support is enabled 2015-05-02 14:00:12 -06:00
Gregory Nutt
d824979cec Merge remote-tracking branch 'origin/master' into usbhub 2015-05-02 11:39:08 -06:00
Gregory Nutt
80d4c7c21a USB host: If the implementation of the disconnect method frees the EP0 endpoint, then it must nullify it in the port structure 2015-05-02 11:38:27 -06:00
Gregory Nutt
b3d12c6026 STM32 USB device. Add protection in the event that out-of-bound enpoint numbers are received. From David Sidrane. 2015-05-02 10:58:27 -06:00
Gregory Nutt
823af4b409 USB host: Need to include the port structure when disconnecting, otherwise may destroy a root hub port 2015-05-02 10:44:18 -06:00
Gregory Nutt
6481f1f68e ARMv7-A: Port some assertion debug logic from ARMv7-M 2015-05-02 09:53:57 -06:00
Gregory Nutt
8ebb694516 SAMA5 OHCI: Implement asynchronous I/O needed for hub support 2015-05-02 09:38:08 -06:00
Gregory Nutt
862e52aa42 LPC17 GPIO: Reorder steps when an output GPIO is configured in order to avoid transient bad values from being output. From Hal Glenn. 2015-05-02 06:30:19 -06:00
Gregory Nutt
5a2ed0f6c1 Merge remote-tracking branch 'origin/master' into usbhub 2015-05-01 15:38:48 -06:00
Gregory Nutt
232a01b91c SAMA5D USB hub: Fix some trace statements; update some README files 2015-05-01 15:38:03 -06:00
Gregory Nutt
e8f89f127b SAM PIO: sam_pio.h needs to include chip/sam_memorymap.h in order to resolve some conditional logic properly 2015-05-01 13:41:28 -06:00
Gregory Nutt
48f368f96f SAMA5 OHCI: Improve some trace-related naming 2015-05-01 13:40:54 -06:00
Gregory Nutt
4055b08ded Add USB host trace output to show EP0 configuration 2015-05-01 13:02:20 -06:00
Gregory Nutt
b328c51037 SAMA5 OHCI: Clean up some debug output 2015-05-01 10:50:01 -06:00
Gregory Nutt
ce9c91c562 SAMA5D OHCI: Add some missing logic required for USB hub support 2015-05-01 10:13:23 -06:00
Gregory Nutt
e76b7d99fa Added missing EXTI definitions for the STM32 F3; Correct an error the port D base address in the STM32 F3 and F37 memory maps. From Greg Meiste. 2015-05-01 07:31:56 -06:00
Gregory Nutt
149d8c039d EFM32 USB host: Add missing trace data and some missing connection-related logic; update a configuration 2015-04-30 13:46:53 -06:00
Gregory Nutt
501d82928d STM32/EFM32 USB host: Implemented asynchronous cancel method 2015-04-30 11:24:18 -06:00
Gregory Nutt
c096b7d426 USB Hub: Fix compile problems when hub debug enabled 2015-04-30 08:12:55 -06:00
Gregory Nutt
a4455d07c1 STM32 HUB: Fix more compilation errors when hub support is enabled 2015-04-30 08:00:41 -06:00
Gregory Nutt
2f7682f7df Fix some errors in initial re-verification of USB host on the STM32F4-Discovery 2015-04-30 07:28:30 -06:00
Gregory Nutt
d4feb7205f First cut, dirty conversion of EFM32, STM32 FS and HS host drivers to the new interfaces 2015-04-29 15:53:58 -06:00
Gregory Nutt
6d66546c31 USB HUB: Fix a deadlock that can occur if the HCD and the HUB try to share the high priority work queue. Now how work must be done on the low priority work queue. 2015-04-29 08:32:17 -06:00
Gregory Nutt
60243e508e Merge remote-tracking branch 'origin/master' into usbhub 2015-04-28 12:22:20 -06:00
Gregory Nutt
c641b8fed4 USB ECHI: Fix a bug when trying to traverse an empty asynchronous queue 2015-04-28 11:29:16 -06:00
Gregory Nutt
169dcd6706 EHCI HUB: Fix some issues related to speed and device addresses 2015-04-28 09:43:06 -06:00
Gregory Nutt
d3ef23e05a STM32 PVD: Adds support for STM32's Programmable Voltage Detector feature. I put register access behind CONFIG_STM32_ENERGYLITE as have not checked F1/F2/F4 etc. manuals. Tested on STM32L1. PVD interrupt looks generic, at least #defines it needs are in headers for every chip variant. By Dmitry Nikolaev, submitted by Juha Niskanen. 2015-04-28 06:37:59 -06:00
Gregory Nutt
bc6ab9eb80 EHCI: Duplicated lines of code trashing error value 2015-04-27 15:39:57 -06:00
Gregory Nutt
e19170edb6 LPC31 EHCI: Fix some assertions 2015-04-27 14:43:53 -06:00
Gregory Nutt
39f4798133 Merge remote-tracking branch 'origin/master' into usbhub 2015-04-27 14:12:46 -06:00
Gregory Nutt
40c1484848 Correct some cloned typos involving EHCI 2015-04-27 14:03:24 -06:00
Gregory Nutt
d4439ecb2b EHCI: Fix some compilation errors when USB DEBUG is enabled 2015-04-27 12:27:17 -06:00
Gregory Nutt
12d55f0d8f EHCI: Can asynch cancellation method 2015-04-27 11:18:31 -06:00
Gregory Nutt
d2f9b3e2dc USB EHCI: Implement the async() method 2015-04-27 09:00:00 -06:00
Gregory Nutt
430b0369d4 ECHI HCDs: Separate logic used in synchronous transfers so that it can be used in forthcoming asynchronous transfer 2015-04-27 07:38:20 -06:00
Gregory Nutt
80772e6d90 Last change was still in editor on last commit 2015-04-26 12:21:01 -06:00
Gregory Nutt
df319fe19d Port hub support to LPC31 from SAMA5; Updated Olimex-LPC-H3131 for hub support and refresh configurations 2015-04-26 12:18:08 -06:00
Gregory Nutt
31c835975d Another hub-related interface change: Need to pass speed to EP0 2015-04-26 09:53:43 -06:00
Gregory Nutt
08a4ae6b64 LPC17 OHCI: Fix an error in ED list removal 2015-04-25 14:52:01 -06:00
Gregory Nutt
6d41087491 Fixes some crashes when the hub is removed and/or reinserted 2015-04-25 12:16:22 -06:00
Gregory Nutt
76ff0fce86 Add missing logic to destroy a class when the device is no longer connected to the hub port 2015-04-25 11:17:37 -06:00
Gregory Nutt
926616121d USB OHCI: Need to preserve the speed bit when reconfiguring ep0 2015-04-25 07:48:20 -06:00
Gregory Nutt
67f5b089c7 Copy some control port framework from LPC17 to SAMA5 OHCI; Copy some speed handling from SAMA5 OHCI to LPC17 2015-04-25 06:46:44 -06:00
Gregory Nutt
9a72400bef LPC17 USB host: Direction bit being set wrong from allocated control endpoints 2015-04-24 19:46:00 -06:00
Gregory Nutt
9a6155952a HUB class must cancel any pending interrupt IN transfers before destroying the endpoint 2015-04-24 12:18:25 -06:00
Gregory Nutt
a7539956c0 If asynchronous tranfers are supported, then there must also be a mechanism to cancel the pending transfer 2015-04-24 11:23:52 -06:00
Gregory Nutt
27516e0119 USB hub: Fixes for some port status change handling 2015-04-24 09:57:59 -06:00
Gregory Nutt
dc6adde740 Merge remote-tracking branch 'origin/master' into usbhub 2015-04-23 14:06:18 -06:00
Gregory Nutt
d77a19f0a2 Two r's and only two r's in the word interrupt 2015-04-23 14:04:43 -06:00
Gregory Nutt
43c19037bb Fix USB hub bugs: Don't allocate port EP0 until needed, otherwise run out of endpoints; using wrong pointer to access child endpoint array in a few places 2015-04-23 09:42:58 -06:00
Gregory Nutt
299addc958 Fix USB host polling; fix a typo in LPC17 HCD 2015-04-23 07:13:31 -06:00
Gregory Nutt
ba661f2735 Merge in from Master 2015-04-23 06:34:49 -06:00
Gregory Nutt
569893491a USB hub: Add some hub-related configuration settings 2015-04-22 17:16:35 -06:00
Gregory Nutt
dd56308ce7 USB Hub: Initial implementation asynchronous pipe I/O in the LPC17 HCD needed for hub support 2015-04-22 15:03:25 -06:00
Gregory Nutt
dd6c69cc06 USB hub: Change to connection interface so that applications can deal with external hubs 2015-04-22 12:28:19 -06:00
Gregory Nutt
aaeb9843d6 STM32 RTC counter: Include enable/disable backup domain within critical section. Per recommendtion of Alexander Oryshchenko. 2015-04-21 18:08:31 -06:00
Gregory Nutt
5189dd7074 USB HCDs: Add hooks for the async method 2015-04-21 15:43:12 -06:00
Gregory Nutt
28647cf705 LPC17 USB HCD: Adapted to new interface 2015-04-21 13:11:32 -06:00
Gregory Nutt
d2350c9c86 USB host: Integrate logic to assign device function address 2015-04-21 12:17:49 -06:00
Gregory Nutt
326cbc0f05 SAMA5 EHCI: Fix some compile errors when debug is enabled 2015-04-21 09:28:42 -06:00
Gregory Nutt
a907a825c6 SAMA5 EHCI: Remove unused variable from structure 2015-04-21 09:18:31 -06:00
Gregory Nutt
5af46ed7e4 SAMA5 OHCI and EHCI: Now conform to new interfaces to support hubs 2015-04-21 08:59:30 -06:00
Gregory Nutt
47f2a0b09d STM32 F1 RT Counter: Another fix from Darcy Gong 2015-04-19 07:05:39 -06:00
Gregory Nutt
2d2f645e77 STM32 F1 RTC Counter: Now need to enable backup domain write access when setting the time. From Darcy Gong 2015-04-19 06:58:07 -06:00
Gregory Nutt
4c0b8fba52 Fix an error introduced into stm32_pwr_enablebkp(). That function must preserve the previous state of backup domain access on return. 2015-04-18 07:31:20 -06:00
Gregory Nutt
383f6c52dd STM32 - cosmetic changes to indentation 2015-04-16 16:35:06 -06:00
Gregory Nutt
5f7f2b6461 STM32 DMA2D: Use helper function when freeing layers. From Marco Krahl 2015-04-16 11:16:14 -06:00
Gregory Nutt
5d221fa356 Add support for the new DMA2D features to the STM32F429i-Disco LTDC configuration. From Marco Krahl. 2015-04-16 09:11:53 -06:00
Gregory Nutt
7a6a5b7bd0 Defines a second interface for the dma2d controller. Controlling both LTDC and DMA2D was unpractical from the programmers view because both controllers are to different. LTDC only controls the display visibility but the DMA2D controller changes the content of the frame buffer (buffer of the layer). 
The main features are:

1. DMA2D interface
   Supports the nuttx pixel formats:
   - FB_FMT_RGB8
   - FB_FMT_RGB24
   - FB_FMT_RGB16_565
   Dynamic layer allocation during runtime for the supported formats
   - The number of allocatable layer can be configured.
   Supported dma2d operation:
   - blit (Copy content from source to destination layer) also works with
     selectable area.
   - blend (Blend two layer and copy the result to a destination layer wich can
     be a third layer or one of the source layer) also works with selectable
     area.
   - fillarea (Fill a defined area of the whole layer with a specific color)

As a result of that the dma2d controller can't transfer data from the core coupled memory, CCM is disabled but usable by the ccm allocator. Currently the ccm allocator is used for allocating the layer structurei only. For the dma memory (layers frame buffer) memory is allocated from heap 2 and 3.

2. LTDC interface

   I have changed the api for the currently non implemented operations:
   - blit (Copy content from a dma2d layer to an ltdc layer) also works with
     selectable area.
   - blend (Blend two dma2d layer and copy the result to a destination ltdc
     layer) also  works with selectable area.

     Note! ltdc layer is a layer referenced by the ltdc interface. dma2d layer
     is a layer referenced by the dma2d interface.

     One of the most important questions for me was, How can i flexible use an
     ltdc layer with the dma2d interface, e.g. as source layer for dma2d
     operations?
     Get the layer id of the related dma2d layer by a special flag when using
     getlid() function of the ltdc interface and use the layer id to reference
     the specific dma2d layer by the dma2d interface.

     The ltdc coupled dma2d layers are predefined and can't be dynamically
     allocated of freed. They use the same frame buffer memory and the same
     color lookup table.

   Changes:
   - layer internal format of the clut table
   - interrupt handling for register reload (vertical vblank) instead using
     waiting loop
   - small fixes and refactoring

From Marco Krahl.
 2015-04-16 09:11:52 -06:00
Gregory Nutt
c62fe184bf Calypso/Compal_e86 update from Craig Comstock 2015-04-16 09:11:47 -06:00
Gregory Nutt
8172e4cec1 More places where watchodg mispelled 2015-04-15 21:36:30 -06:00
Gregory Nutt
cbcfb44942 STM32 IWDG typo fix. from chenming582892 2015-04-15 20:13:56 -06:00
Gregory Nutt
2f1bc0be1e Update comments 2015-04-15 16:38:08 -06:00
Gregory Nutt
9b7c128758 Add option to enable stackcheck per architecture 2015-04-12 06:30:24 -06:00
Gregory Nutt
6b7a0cb3b8 Revert commit b80e8be652dfa52e97daa65aa3e550cf31cb2409 2015-04-12 06:26:50 -06:00
Gregory Nutt
9ece96b6d3 Remove all traces of CONFIG_ARMV7M_STACKCHECK 2015-04-11 10:01:44 -06:00
Gregory Nutt
0a675b8ca4 STM32 changes from David Sidrane 2015-04-11 07:19:20 -06:00
Gregory Nutt
2cdc5f99b9 STM32 CAN: More places where FR instead FIR used 2015-04-09 19:30:19 -06:00
Gregory Nutt
321ccb3ba3 Fix several typos in comments 2015-04-09 16:13:03 -06:00
Gregory Nutt
abea446dfa Missing i found by David Sidrane 2015-04-09 15:16:05 -06:00
Gregory Nutt
929ea217c7 Remove executable flag from more .c and .h files 2015-04-09 08:20:57 -06:00
Gregory Nutt
fe38ca23e5 Cosmetic 2015-04-09 07:59:31 -06:00
Gregory Nutt
a93913c0f4 SAMA5 Serial: Reading IMR and disabling interrupt must be atomic 2015-04-08 15:27:31 -06:00
Gregory Nutt
35312b31f9 SAM3/4 and SAMV7 UART: The IMR register is read-only. This means that sam_restoreints() does not actually re-enable UART interrupts. 2015-04-08 15:04:10 -06:00
Gregory Nutt
9e1a7113f7 SAMA5 Serial: Fix a couple of errors backporting termios and flowcontrol 2015-04-08 14:35:04 -06:00
Gregory Nutt
27bb133294 SAM3/4 and SAMV7 Serial: Serial interrupts left disabled. 
A side-effect of changing serial settings via TERMIOS (such as tcsetattr) is that serial interrupts were being left disabled.  This is not a problem if the serial configuration is changed when there are no open references to the serial device.  In that case, serial interrupts are disabled and will not be enabled enabled until the serial device is first opened.  But it is fatal if the serial device is already opened and if there is a task waiting to receive data.  In that case, the side-effect of disabling interrupts is fatal:  That task is then left hanging with interrupts disabled.
 2015-04-08 14:14:01 -06:00
Gregory Nutt
d88c9b05f2 SAMA5D Serial: Backup support for flowcontrol and termios from SAM3/4 -- UNVERIFIED 2015-04-08 14:13:08 -06:00
Gregory Nutt
ae15c6963c Make some file section headers more consistent with standard 2015-04-08 08:04:12 -06:00
Gregory Nutt
dd3457173d Implements CONFIG_TIME_EXTENDED as we discussed relative to providing the last 3 members of the tm struct and support for filling them in and even using the wday in the STM32 RTC. From David Sidrane. 2015-04-08 06:56:43 -06:00
Gregory Nutt
c226d51c3c STM32: Another fix to RTC magic register from David Sidrane 2015-04-06 17:21:53 -06:00
Gregory Nutt
e0a49a81e4 Add conditional logic so that people who use F1 don't have to be bother with meaningless RTC MAGIC settings 2015-04-06 16:35:56 -06:00
Gregory Nutt
8461827dcd STM32 RTCC: Make back-up register and magic value used by RTCC configurable. From David Sidrane 2015-04-06 16:26:59 -06:00
Gregory Nutt
e1e0fc259c Typo fixes from David Sidrane 2015-04-06 15:27:37 -06:00
Gregory Nutt
da007c4f17 Minor changes to SAMV7 USB register definition file from review 2015-04-06 13:00:48 -06:00
Gregory Nutt
5dab61f434 SAMV7 USB device: Finish option to force full speed mdoe 2015-04-06 10:07:12 -06:00
Gregory Nutt
6f9f4bd9a3 Calypso: SPI built only if CONFIG_SPI 2015-04-05 13:26:25 -06:00
Gregory Nutt
faa11b6e64 Update comments and README 2015-04-05 07:22:46 -06:00
Gregory Nutt
63b5863f33 SAMV7: Fix SDRAM initialization instabiilties by changing the order of initialization 2015-04-04 19:58:31 -06:00
Gregory Nutt
accdce0a84 SAMV7: Apparently the data sheet is wrong, SDRAM clocking must be enabled at the PMC or the SDRAM does not work! The data sheet says that there is no clock control for SDRAMC 2015-04-04 19:04:29 -06:00
Gregory Nutt
e44201ce5f SAMV7: Fix a errort in GPIO bit encoding. Correct naming of a variable 2015-04-04 16:54:53 -06:00
Gregory Nutt
1f8ee8a5ac SAMV7: Fix typo in some GPIO definitions 2015-04-04 14:04:58 -06:00
Gregory Nutt
9ac9bcc28e SAMV71-XULT ILI9488 LCD driver is code complete but untested 2015-04-03 16:36:58 -06:00
Gregory Nutt
841854956a SAMV7: Add SMC register definition header file; SAMV71-Xult: Add an LCD driver. The initial commit is simply the SAVM4E-EK ILI9375 driver will bogus name changes to ILI9488. 2015-04-03 10:28:32 -06:00
Gregory Nutt
69d2d77424 Move include/nuttx/timer.h, rtc.h and watchdog.h to include/nuttx/timers/. 2015-04-01 12:37:44 -06:00
Gregory Nutt
e5fd084af2 SAMV71-XULT: Add option to support connection of the maXTouch Xplained Pro on the 50-pin LCD connector 2015-03-31 09:01:38 -06:00
Gregory Nutt
0e9f358060 SAMV7 Ethernet: Fix a write-past-end-of-buffer and trash-the-heap problem 2015-03-29 16:45:05 -06:00
Gregory Nutt
f073092fad The STM32F4Discovery board doesn't come with a Low speed external oscillator so the default LSE source for the RTC doesn't work. 
In stm32_rtcc.c the up_rtcinitialize() logic doesn't work with the LSI. The check on RTC_MAGIC on the BK0R register lead to rtc_setup() call that rightfully enables the lsi clock; but the next times, when the rtc is already setup, the rtc_resume() call does NOT start the lsi clock!

The right place to put LSE/LSI initialisation is inside stm32_stdclockconfig() in stm32fxxxxx_rcc.c.  Doing this I checked the possible uses of the LSI and the LSE sources: the LSI can be used for RTC and/or the IWDG, while the LSE only for the RTC (and to output the MCO1 pin)..

This change is not verifed for any other platforms.

From Leo Aloe3132
 2015-03-29 15:34:48 -06:00
Gregory Nutt
d3beea967d Cortex-M7: Add support for enabled the D-Cache in write only mode. 
SAMV7 Ethernet:  I- and D-Cache are now enabled in the netnsh/ configuration.  D-Cache is enabled in write-though mode.  This mode is necessary because the DMA descriptors are each 8-bytes in size but the D-Cache cache line is 32-bits in size. So it is impossible make coherency for every 8-byte DMA descriptor without write-through.
 2015-03-29 14:42:03 -06:00
Gregory Nutt
ae0b0ca3fd SAMV7/Cortex-M7: Add support for write through D-Cache. SAMV7 Ethernet look like it needs this 2015-03-29 13:09:22 -06:00
Gregory Nutt
18b26dc8e6 Clean up pointer handling to make code more readability. This re-introduces the compiler optimization problem but this is the correct thing to do. I will have to drop back from -Os to -O2. 2015-03-28 14:46:35 -06:00
Gregory Nutt
b15cd1653f SAMV7 EMAC: Fix alignment issue: RX buffers need to be invalidated. This means the alignment of buffers must be at least to the data cache line size at both ends of the buffer 2015-03-28 13:09:01 -06:00
Gregory Nutt
afd737ddcc SAMV7 EMAC: Sometimes TX is not started when TSTART is set??? Workaround seems to be to set it twice. Restored full optimization. Also CONFIG_NET_NOINTS is set so that interrupt level provessing is avoided 2015-03-28 09:42:45 -06:00
Gregory Nutt
750fad37f0 SAMV7 Ethernet: Fix some errors in circular queue handling 2015-03-27 13:04:43 -06:00
Gregory Nutt
dd33bb14ac Fix another typo in the modified assertion logi 2015-03-27 13:02:46 -06:00
Gregory Nutt
a8cba44e0f Fix a typo in the last commit 2015-03-27 10:58:52 -06:00
Gregory Nutt
08d54685a1 SAMV7 Ethernet+USB Updates 2015-03-27 10:47:03 -06:00
Gregory Nutt
c6bcf3b8a5 ARMv7-M: Add logic to dump all stack usage on a crash 2015-03-27 10:45:39 -06:00
Gregory Nutt
3f0e716f48 Updated comments/README 2015-03-26 12:33:03 -06:00
Gregory Nutt
cf8f8b8c4a SAMV6 USB updates 2015-03-26 09:49:01 -06:00
Gregory Nutt
f267af5af8 SAMV7 USB: Move clock initialization back to sam_clockconfig.c; add seperate UTMI register definition header file; fix a couple of typo bugs 2015-03-26 07:56:26 -06:00
Gregory Nutt
59ad69ba2e SAMV7 USB: Replace 0 with something a little more informative 2015-03-25 18:59:59 -06:00
Gregory Nutt
88a21f5d2f SAMV7 USB: Add some conditioned out test code 2015-03-25 18:45:04 -06:00
Gregory Nutt
a4b9e89e4e Add UTMI register definitions 2015-03-25 18:09:41 -06:00
Gregory Nutt
0253741178 SAMV7 USB: More changes 2015-03-25 17:19:36 -06:00
Gregory Nutt
86883b6d9e SAMV7 USB: more updates 2015-03-25 15:56:10 -06:00
Gregory Nutt
6b5fd920ed SAMV7 USB DCD: A few more fixed from early intergration. Still does not work 2015-03-25 09:04:51 -06:00
Gregory Nutt
43d6e5f13c SAMV7 USB: More fixes at beginning of testing. Still a long way from working 2015-03-25 08:06:59 -06:00
Gregory Nutt
157f42ff07 SAMV7 USB DCD is code complete and ready for test 2015-03-24 14:30:53 -06:00
Gregory Nutt
e4d1abe403 SAMV7 USB: Updates to interrupt handling logic 2015-03-24 14:07:20 -06:00
Gregory Nutt
4505835858 SAMV7 USB: Updates to endpoint configuration logic 2015-03-24 11:19:34 -06:00
Gregory Nutt
a36dc5d143 SAMV7 USB: Updates to early initialization logic 2015-03-24 10:05:21 -06:00
Gregory Nutt
b58bc6f74c Fix typo from last commit 2015-03-23 18:40:35 -06:00
Gregory Nutt
135ab91f5e Tiva: Remove unconditional debug output from GPIO code 2015-03-23 18:28:18 -06:00
Gregory Nutt
a642b9c3dd Tiva: Fix compile errors when GPIO interrupts are not enabled 2015-03-23 17:51:13 -06:00
Gregory Nutt
61904da368 SAMV7: Add framework for USB DCD. Initial check-in is just the SAMA5 USB DCD with naming changes to get a clean compilation. Needs careful review and comparison with datasheet and, of course, testing 2015-03-23 14:06:53 -06:00
Gregory Nutt
79ff3618e4 Update some recent Tiva changes so that old LM3S parts at least still build (but have not been retested) 2015-03-23 11:21:26 -06:00
Gregory Nutt
fedc213eec - ADC driver has been re-organized; configuration is now handled in code 
instead of Kconfig to help reduce bloat and confusion.
- Timer changed to remove ADC coupling in Kconfig to code and moved
configuration up from arch/arm/src/tiva to configs/tm4c123g-launchpad/src.
- GPIO driver needed small fixes in the configuration routines and
discovered false-positive bugs in interrupt testing: interrupts are now
verified to actually be working reliably.
- Attempt to apply some consistency in the tiva arch/ level's interface
to the config/board/ level driver configuration.

From Calvin Maguranis
 2015-03-23 09:12:52 -06:00
Gregory Nutt
4726c1e460 PIC23MX Starter Kit: Looks like we need to use a different linker script with Pinguino 2015-03-21 15:40:22 -06:00
Gregory Nutt
7d14b172ce SAMV7: A little more USB-related stuff 2015-03-21 08:54:01 -06:00
Gregory Nutt
948531c352 SAMV7: Add configuration logic and clock setup for USB device 2015-03-21 07:28:59 -06:00
Gregory Nutt
36c523bd9d SAMA5: Fix a typo in the Kconfig file 2015-03-21 06:22:04 -06:00
Gregory Nutt
e835af5840 SAMV7: Add USBHS register defintiion header file 2015-03-20 14:08:33 -06:00
Gregory Nutt
e68baa3073 Include chip/sam_spi.h in sam_spi.h 2015-03-20 11:09:36 -06:00
Gregory Nutt
5b3fe34ffb SAMA5D3: Fix typos in timer/counter header file. From Bob Doiron 2015-03-20 09:19:10 -06:00
Gregory Nutt
db52134d47 STM32 RTC lower-half: Fix some errors that cause compilation failures. From shilo.xyz 2015-03-19 12:56:47 -06:00
Gregory Nutt
e319870ac9 SAMV5 EMAC: A few more fixes. Neccessary but not sufficient 2015-03-19 08:54:50 -06:00
Gregory Nutt
6db55da159 SAMV7 Ethernet: Fix an order problem that left RX and TX disabled 2015-03-18 18:07:07 -06:00
Gregory Nutt
fb3fe58b58 SAMV7: Add a sneak internal interface that will allow us to set the MAC address before NSH even starts 2015-03-18 17:23:40 -06:00
Gregory Nutt
7e95bfe8d0 SAMV7: Updates to Ethernet driver based on comparison with Atmel sample code. Add configuration for other PHY GPIOs. Still no Ethernet interrupts 2015-03-18 15:55:00 -06:00
Gregory Nutt
824f486bdf SAMV7 Ethernet: Support getting IP address from the XULT AT24 EEPROM 2015-03-17 14:29:41 -06:00
Gregory Nutt
4ce927168f SAMV7 EMAC: Fix range of MCK dividers 2015-03-17 11:19:46 -06:00
Gregory Nutt
ae433eaa84 SAMV7: Use D-Cache clean/flush/invalidate by range in EMAC and XDMAC drivers 2015-03-17 09:28:27 -06:00
Gregory Nutt
108f722626 Break ARMv7E-M cache operations into separate files; Finish the unimplemented cache operations 2015-03-17 08:48:41 -06:00
Gregory Nutt
a590bdc737 SAMV7: Quick'n'dirty port of the SAMA5D4 Ethernet MAC driver to the SAMV7. Still some unresovled issues with DCache handling 2015-03-16 13:51:37 -06:00
Gregory Nutt
8a73d9b8ea SAMV7: Add Ethernet MAC register definition header file 2015-03-16 11:46:20 -06:00
Gregory Nutt
83a17af442 This commit enables HSMCI functionality in the SAMV71-XULT. TX DMA is, unfortunately, currently disabled. 2015-03-15 12:17:39 -06:00
Gregory Nutt
db2d9abcfa SAMA5: Fix a bug in SAMA5 HSMCI. The bitfield mask and shift values were reversed resulting in a trashed value for the number of blocks in the BLOCKR register. This was sufficient to prevent DMA writes from working. 2015-03-15 09:35:48 -06:00
Gregory Nutt
88d3eab435 SAMV7 XDMA: Fix a problem with invalidating the cache on RX DMA 2015-03-14 15:25:32 -06:00
Gregory Nutt
801d556452 EFM32: Add I2C driver. From Pierre-noel Bouteville 2015-03-14 14:47:53 -06:00
Gregory Nutt
b24ad6ae63 SAMV7: More SDRAM logic. It does still does not work 2015-03-14 13:27:00 -06:00
Gregory Nutt
fe09227cd5 SAMV71-XULT: Add support for SDRAM (unverified) 2015-03-14 11:00:46 -06:00
Gregory Nutt
2976594cfe Include correct chip file 2015-03-14 09:15:11 -06:00
Gregory Nutt
c32190c58d SAMV7: Add SDRAMC register definition header file 2015-03-14 09:13:51 -06:00